|Fall 2014||EEC 116||VLSI Design||Final Project winners and results|
|Winter 2015||EEC 180A||Digital Systems I|
|EEC 281||VLSI Digital Signal Processing|
From 1987-89, he served as a new product engineer working on the processor for a high-end minicomputer in Hewlett Packard's Computer Systems Division, Cupertino, CA. In early 1999, he joined Atheros Communications [wikipedia] as the second full-time employee after the founders and served as a core member of the team which developed the first IEEE 802.11a (54 Mbps, 5 GHz) Wi-Fi wireless LAN solution. The chipset has been shipping in volume since September of 2001 and for one and a half years was the only shipping 802.11a chipset [ISSCC 2002]. Atheros became a publicly-held company in Feb. of 2004 and was purchased by Qualcomm in 2011.
In 2003, Dr. Baas joined the Department of Electrical and Computer Engineering at the University of California, Davis as an Assistant Professor, where he currently supervises research for more than ten graduate students. In 2008, he became an Associate Professor.
Dr. Baas' research interests are in the algorithms, applications, architectures, arithmetic, circuits, VLSI design, and software tools for high-performance, energy-efficient, and area-efficient computation with consideration of the challenges and opportunities of future fabrication technologies. He is interested in both programmable and special-purpose processors with an emphasis on DSP, multimedia, and embedded workloads but recent projects targeting datacenter and scientific workloads. Projects include the AsAP (Asynchronous Array of simple Processors) programmable array processor chip, applications, and tools [ISSCC 2006]; Low Density Parity Check (LDPC) decoders; FFT processors; viterbi decoders; and H.264 video codecs. The 0.18 μm AsAP 1 chip contains 36 programmable processors, operates at over 610 MHz at 2.0 V, and is believed to be the second highest clock rate processor designed in any university. His research group completed the design and fabrication of a second generation processing platform with 167 1.2 GHz processors in 65 nm CMOS [VLSI Symp 2008] which is believed to be the highest clock rate processor designed in any university. The chip contains 164 programmable processors that can each independently control their supply voltage and clock frequency; three highly-configurable special-purpose processors: Fast Fourier transform (FFT), H.264 video motion estimation, and Viterbi decoder; and three 1.3 GHz 16 KB shared memories.
Dr. Baas was an NSF Fellow from 1990-93 and a NASA Graduate Student Researcher Fellow from 1993-96. He received the National Science Foundation CAREER award in 2006, the Best Paper Award at the IEEE International Conference on Computer Design in 2011, Best Paper nominations at the IEEE Asilomar Conference on Signals, Systems, and Computers in 2014 and 2011, and IEEE BioCAS in 2010. He also received the Most Promising Engineer/Scientist Award by AISES in 2006, and supervised the research that earned the College of Engineering Zuhair A. Munir Award for Best Doctoral Dissertation Honorable Mention in 2013. From 2007-2012 he was an Associate Editor for the IEEE Journal of Solid-State Circuits. During 2006 he was a Visiting Professor in Intel's Circuit Research Lab. He has served and is serving as: Program Committee Co-Chair of the IEEE HotChips Symposium on High-Performance Chips 2011 and Program Committee member 2009-10; Parallel Architecture Co-Chair of the 2011 Design Automation Conference (DAC) Workshop on Parallel Algorithms, Programming, and Architectures; Technical Program Committee member of the International Conference on Computer Design (ICCD) 2004-05, 2007-09; Technical Program Committee member of the IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) 2010; International Solid-State Circuits Conference (ISSCC) Student Research Preview Committee member 2012-2014; Technical Program Committee member of the IEEE/IFIP International Conference on Very Large Scale Integration (VLSI-SoC) 2014; Guest Editor of the March 2012 IEEE Micro Special Issue; Guest Editor of the January 2013 IEEE Design & Test of Computers Special Issue; a member of the AISES Academic Advisory Council, and the Technical Advisory Board of an early stage technology company. He is a member of Tau Beta Pi, Phi Kappa Phi, Eta Kappa Nu, AISES, and a Senior Member of the IEEE.
A short bio, and a slightly longer bio which is not kept up to date.
My department web page
Dissertation, February 1999
"An Approach to Low-Power, High-Performance, Fast Fourier Transform Processor Design."
Design of the baseband transmitter, parts of the receiver, and
some system-level blocks in an 802.11a wireless LAN (54 Mbps, 5 GHz) at
SPIFFEE: an energy-efficient single-chip 1024-point FFT processor.