A Logic for High-Speed Addition
A. Weinberger and J. L. Smith

1. Introduction

The development at the National Bureau of Standards of the diode capacitor memory [1, 2],1 which is capable of being read or written into randomly at the rate of one word per microsecond, has made it worthwhile to build devices capable of processing information at comparable rates. Since the basic micro-rotation common to most arithmetic processes is the adding of two numbers, it seemed desirable to design an adder having a cycle time no greater than 1 usec.

The major speed limitation in any adder is in the production of carries, and in this paper the problem is attacked from the standpoint of logical organization. Although work is being done elsewhere on this subject, using newer and faster basic circuit elements, the analyses to be described show that it is both feasible and economical to achieve 1 usec addition times for 53-bit words, using the 1-Mc circuitry that has been successfully utilized in SEAC [3] and DYSSEAC [4, 5].

The increased complexity of the logic of this adder necessitated the extensive use of Boolean algebra in arriving at the design itself. Because the procedure used in developing the final design is an interesting example of the practical application of Boolean algebra, the actual logic of the design process is described in considerable detail.

Before discussing the adder, a brief description of the logical capabilities of the SEAC circuitry [6] will be presented. As shown in figure 1.1, the basic electronic unit consists essentially of three levels of diode gates in an OR-AND-OR logical array followed by a transformer-coupled pulse amplifier. The rate at which successive pulses pass through such a stage is determined by the clock frequency, which is, in this case, 1 Mc/sec. The transit time of a pulse through a stage, however, is much less than 1 usec. For this reason, the clock pulses are made available in several phases. The way in which different stages are controlled by clock pulses of different phases is illustrated in figure 1.2. In SEAC, for example, 1-Mc clock pulses are available in 3 phases, 4 usec apart. In DYSSEAC, 4-phase clock pulses are used, whereas for reasons that will be developed later, in the adder to be described a 5-phase clock is used. Figure 1.3 shows graphically these timing relationships for SEAC. Signals emitted from different stages clocked at different times must be synchronized by means of electric delay lines before they are gated in a common stage, as shown in figure 1.4. Both positive and negative signals are available from a stage, the negative signals being used for inhibiting (see fig. 1.5).

The logical gating required in any stage of the adder to be described is essentially of the same complexity as that required in the packaged building blocks used in constructing DYSSEAC, and in the OR-AND-OR gating configuration of a stage up to 4 AND-gates and up to 8 inputs in the largest AND-gate are permitted.

Boolean notation of the sort described by Richards [7] will be used hereafter to describe the gating configurations. In figure 1.6 are shown a typical gating stage and the corresponding Boolean expression for the output in terms of the inputs. There are three terms in the expression, each one corresponding to an AND-gate; the first term, \((A+B)\overline{C}DE\), corresponds to the top AND-gate; the second term, \((A+E)\overline{C}D\), corresponds to the middle AND-gate; and the last term, \(J(K+L+MN)\), corresponds to the bottom AND-gate. The factors of a term represent the inputs to the corresponding AND-gate. For example, the five factors of the first term, \((A+B), C, D, E,\) and \(F\), correspond to the five inputs to the top AND-gate: Whenever a factor consists of more than one term, it is represented by an OR-gate. For example, the factor \((A+B)\) of the first term corresponds to the 2-input OR-gate of the top AND-gate. A factor could also be a negative or inhibit signal, and in this case it is denoted by a bar on top; e.g., \(\overline{C}\) and \(\overline{D}\) are two factors of the first term corresponding to the two negative signals, which may inhibit the top AND-gate. For the sake of simplicity in the discussion of the Boolean expressions that follow, no distinction is made between delayed and undelayed signals.

![Figure 1.1. One stage of SEAC-type circuitry.](image-url)
2. Sequential Carry Generation

The analysis leading to the design of the parallel adder will now be described in detail.

Let

\[ A = \text{augend} = A_0 2^{n-1} + A_1 2^{n-2} + \ldots + A_{n-1} 2^0, \]
\[ B = \text{addend} = B_0 2^{n-1} + B_1 2^{n-2} + \ldots + B_{n-1} 2^0, \]
\[ S = \text{sum} = S_0 2^{n-1} + S_1 2^{n-2} + \ldots + S_{n-1} 2^0, \]
\[ C_k = \text{the carry resulting from the addition in the } k\text{th digit position}. \]

The well-known rules for binary addition are given in the form of a function table (Table 1.1).

From these, the binary sum and carry can be expressed in Boolean notation as follows:

\[ S_k = \overline{A_k} B_k C_{k-1} + A_k \overline{B_k} C_{k-1} + A_k B_k C_{k-1}, \]  

Table 1.1. Function table for binary addition

<table>
<thead>
<tr>
<th>Augend ( A )</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Addend ( B )</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Previous carry ( C_{k-1} )</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Sum ( S_k )</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Carry ( C_k )</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
\[ C_i = A_i B_i C_{i-1} + A_i B_i \overline{C}_{i-1} + A_i B_i \overline{C}_{i-1} + A_i B_i C_{i-1} \]
\[ = A_i B_i + A_i C_{i-1} + B_i C_{i-1} \]
\[ = (A_i + B_i) (A_i + C_{i-1}) (B_i + C_{i-1}) \]  
\[ = A_i B_i + (A_i + B_i) C_{i-1} \]  
\[ \text{(2)} \]

The carry function, \( C_i \), has been reduced from 4 terms of 3 factors each (corresponding to 4 AND-gates with 3 inputs each), as shown in the top line of eq (2), to 3 alternative forms, each involving fewer terms and factors.

Since the expression for \( S_i \) in eq (1) can be implemented in one gating stage, any sum digit can be made available during the clock phase immediately following the formation of its corresponding carry, \( C_{i-1} \). However, if the carries are generated according to eq (2), each carry digit would have to await the formation of the next lower-order carry. As a result, the sum digits could be obtained at the rate of only one per clock phase, for if \( C_i \) is available during the first clock phase, \( C_i \) could be generated during the second clock phase, \( C_i \) during the third clock phase, etc. For numbers having \( n \) binary digits, \( n-1 \) possible carries would have to be provided for, requiring \( n-1 \) clock phases for their complete determination. If a 4-phase, 1-Mc clock were used, 4 successive sum digits could be obtained during 1 usec. Such an arrangement, using sequential carry generation, would provide an increase in speed of a factor of only four over the addition speed of a completely serial adder.

3. Simultaneous Carry Generation

The limitation on the sequential method of forming the carries stems from the use of eq (2), which specify \( C_i \) as an explicit function of \( C_{i-1} \). It can be shown that a carry need not depend explicitly on the preceding one, but can be expressed as a function of only the relevant augend and addend digits and some lower-order carry. A considerable gain in speed may be obtained as a result of this.

Using the functional form given by the last equation in (2), successive carries are shown to be expressible in terms of the same lower-order carry by a method of substitution.
Equations (3) show how many as 4 successive carries can be expressed as functions of the same carry, with all expressions consisting of no more than 4 terms and with the largest term consisting of no more than 6 factors. These 4 carries can therefore be generated simultaneously by means of only 4 gating stages.

Similarly, the next more significant four carries, \(C_4\) through \(C_7\), can be formed simultaneously during the next clock phase as functions of the appropriate augend and addend digits and \(C_3\). In short, four successive carry digits can be formed simultaneously every clock phase. One gating stage per carry is required.

To summarize, if \(C_0\) is available in the first clock phase, \(C_1\) through \(C_3\) can be generated during the second clock phase, \(C_4\) through \(C_7\) during the third clock phase, etc. Each group of sum digits can be obtained one clock phase after the corre-

4. Use of Auxiliary Carry Functions

Of signal importance is the use that can be made of the second clock phase to further speed up the addition process. This time can be utilized to form certain auxiliary carry functions, which enable additional carries to be generated during the third clock phase simultaneously with the carries \(C_4\) through \(C_7\). More specifically, \(C_8\), \(C_9\), etc., can be formed during the third clock phase as functions of \(C_3\) if some of the terms involving only the augend and addend digits in the expanded relationship between \(C_3\), \(C_8\), etc., are combined as auxiliary carry functions in separate stages during the intervening clock phase.

For example, the expression for \(C_3\) is shown in the first equation in (4) expanded as a function of \(C_3\). Because of limitations on the gating complexity, it is not possible to form \(C_3\) directly even if it were reduced to four terms. Instead, the function is implemented by parts.

\[
\]

(4)

\[
C_0 = X_0 + Y_0 \quad (5)
\]

(The outlines drawn around the various parts of eq (4) serve merely to correlate the corresponding parts of the two equations.) The 5 terms enclosed within the triangle can be reduced to 4 terms by combining the first 2 terms. This reduced 4-term expression can then be implemented in 1 gating stage during the second clock phase, and it is then designated by \(X_0\). The single factor enclosed within the rectangle can also be implemented during the second clock phase in one gating stage. It is designated by \(Y_0\). By means of these 2 auxiliary carry functions, \(X_0\) and \(Y_0\), the actual carry \(C_3\) can be formed quite handily in 1 gating stage during the third clock phase, according to the second equation in (4).

The next 4 carries, \(C_9\) through \(C_{12}\), can also be formed during the third clock phase by utilizing these same auxiliary carry functions. The most complicated of these expressions, the one for \(C_{12}\), is given in eq (5), where further combinations are made to reduce the number of terms to four.

\[
C_{12} = A_5B_5 + (A_5 + B_5)A_4B_4 + (A_5 + B_5)(A_5 + B_5)A_3B_3 + (A_5 + B_5)(A_5 + B_5)(A_5 + B_5)A_2B_2 + (A_5 + B_5)(A_5 + B_5)(A_5 + B_5)(A_5 + B_5)C_0
\]

(6)

\[
C_0 = X_0 + Y_0 \quad (5)
\]

In the diagram, the 9-bit parallel binary adder is shown with the clock phases and carry generation labeled. The figure illustrates how the carries are generated and propagated through the adder.
Figure 1.8 illustrates a parallel adder that will complete an addition on 14 binary digits in 4 clock phases, using 1 pair of auxiliary carry functions.

By means of additional auxiliary carry functions it is possible to extend still further the sequence of carries that can be formed in the same clock phase. For example, as shown in eq (6), \( C_t \) can be expressed as a simple function involving \( C_i \) and another pair of auxiliary carry functions, \( X_t \) and \( Y_t \), which are defined implicitly in eq (6).

\[
C_t = \begin{cases} \hfill (A_t + B_t)A_rB_{14} \hfill \\
\hfill (A_t + B_t)(A_{14} + B_{14})A_rB_{14} \hfill \\
\hfill (A_t + B_t)(A_{14} + B_{14})(A_r + B_r)A_rB_{14} \hfill \\
\hfill (A_t + B_t)(A_{14} + B_{14})(A_{13} + B_{13})(A_{13} + B_{13})A_2B_{14} \hfill \\
\hfill (A_t + B_t)(A_{14} + B_{14})(A_{13} + B_{13})(A_{13} + B_{13})(A_2 + B_2)X_t \hfill \\
\hfill (A_t + B_t)(A_{14} + B_{14})(A_{13} + B_{13})(A_{13} + B_{13})(A_2 + B_2)Y_tC_t \end{cases}
\]

\[ C_t = X_t + Y_tX_t + Y_tC_t \]

\( C_{14}, C_{13}, \) and \( C_t \) can also be implemented in single stages as functions of \( C_i \) by using the same two pairs of auxiliary carry functions. \( C_{14}, C_{13}, \) and \( C_t \) require still a third pair of auxiliary carry functions in order that they be generated during the same clock phase as functions of \( C_i \).

If it were desired, a total of 25 carries could be generated simultaneously as functions of \( C_i \) during the third clock phase without exceeding the limitations on gating complexity. However, if the number of simultaneous carries is limited to 16, only 3 pairs of auxiliary carry functions are required. Figure 1.9 illustrates a parallel adder that can add numbers of 21 binary digits in 4 clock phases, utilizing this scheme.

---

Figure 1.8. Fourteen-bit parallel binary adder.

Figure 1.9. Twenty-one-bit parallel binary adder.
5. Two Levels of Auxiliary Carry Functions

To extend the parallel adder to accommodate 53 binary digits, it will be shown that only 1 additional clock phase is necessary, and that during the fourth clock phase the carries $C_n$ through $C_{10}$ can all be generated as functions of $C_{11}$. The entire parallel array of sum digits $S_i$ through $S_{52}$ can then be formed during the fifth clock phase.

The ability to generate all of the carries $C_n$ through $C_{10}$ during the fourth clock phase stems from the fact that two clock phases are available between these carries and the input digits. This permits the formation of two levels of auxiliary functions. The first level consists of sets of $X$'s and $Y$'s, which are functions of the relevant augend and addend digits only, as was the case previously. The second-level auxiliary carry functions are generated by sets of stages labeled $Z$ and $W$ and are functions of certain first-level functions only.

Figure 1.10 illustrates in block-diagram form the complete 53-bit adder, which makes use of first-level and second-level auxiliary carry stages. As in the case of the preceding carries, $C_n$ through $C_{10}$ are generated as functions of the appropriate augend and addend digits, some of the first-level auxiliary carry stages, and $C_{11}$. For example, the most complicated of these, $C_{13}$, is shown in eq (7) to be reducible to four terms.

$$
C_{13} = A_{12}B_{12}
+ (A_{12} + B_{12})A_{12}B_{12}
+ (A_{12} + B_{12})(A_{12} + B_{12})A_{12}B_{12}
+ (A_{12} + B_{12})(A_{12} + B_{12})(A_{12} + B_{12})X_{12}
+ (A_{12} + B_{12})(A_{12} + B_{12})(A_{12} + B_{12})Y_{12}X_{12}
+ (A_{12} + B_{12})(A_{12} + B_{12})(A_{12} + B_{12})Y_{12}Y_{12}C_{12}
$$

$$
C_{15} = (A_{13} + B_{13})(A_{13} + A_{13})(A_{13} + B_{13}) (B_{13} + A_{13})(B_{13} + B_{13})
+ (A_{13} + B_{13})(A_{13} + B_{13})A_{12}B_{12}
+ (A_{13} + B_{13})(A_{13} + B_{13})(A_{13} + B_{13})(X_{13} + Y_{13})(X_{13} + X_{13})
+ (A_{13} + B_{13})(A_{13} + B_{13})(A_{13} + B_{13})Y_{13}Y_{13}C_{12}.
$$

Figure 1.10. Fifty-three-bit parallel binary adder.
The next higher-order carry, \( C_8 \), requires a third pair of auxiliary carry functions, \( X_m \) and \( Y_m \), as shown in eq (8). Also, at this point it becomes economical to form a pair of second-level auxiliary carry functions, \( Z_m \), consisting of the terms within the solid-line triangle, and \( W_m \), consisting of the factors within the solid-line rectangle. \( C_m \) can then be simply generated by means of \( Z_m \) and \( W_m \), as shown in the last of eq (8).

\[
C_m = A_nB_m + (A_n + B_n)A_mB_m + (A_n + B_n)(A_n + B_n)A_mB_m + (A_n + B_n)(A_n + B_n)(A_n + B_n)A_mB_m X_m + \]
\[
+ (A_n + B_n)(A_n + B_n)(A_n + B_n)(A_n + B_n)A_mB_m Y_mX_m + \]
\[
+ (A_n + B_n)(A_n + B_n)(A_n + B_n)(A_n + B_n)A_mB_m Y_mY_mC_m \tag{8}
\]

The subsequent carries, \( C_9 \), \( C_9 \), etc., are similarly generated by means of these and, when necessary, other second-level auxiliary carry functions. For example, for the carries up to \( C_9 \), the same pair of second-level functions, \( W_m \) and \( Z_m \), is sufficient, whereas \( C_9 \) requires the use of another pair of first-level and second-level auxiliary carry functions in a manner exactly analogous to the formation of \( C_9 \).
The last digit position where auxiliary carry functions are introduced is at 48. The carry at this position, \( C_{a} \), is shown in eq (9) to be a simple function of the last pair of second-level auxiliary carry functions.

\[
C_{a} = X_{a} + Y_{a}X_{a} + Y_{a}Y_{a}X_{a} + Y_{a}Y_{a}Y_{a}X_{a} + Y_{a}Y_{a}Y_{a}Y_{a} + C_{e}
\]

(9)

The collected Boolean expressions for the auxiliary carry functions and for the carry functions themselves for this particular 53-bit adder are given in tables 1.2 and 1.3.

The number of gating stages required to implement this design can be seen by examining figure 1.10. Each square box in the diagram represents one gating stage. Of the 238 stages used in the whole adder register, note that only 80 are used to create the auxiliary carry functions. The other 212 stages are needed irrespective of how the carry digits are formed, because they comprise 53 sets of 4 stages for the augend, addend, carry, and sum digits.
### Table 1.3. Carry functions

$F_1$ represents $(A_1+R_1)(A_1+R_1)(A_1+R_1)(A_1+R_1)$. $D_1$ represents $A_1R_1$. $R_1$ represents $(A_1+R_1)$.

<table>
<thead>
<tr>
<th>$C_1$</th>
<th>$D_1 + R_1 C_1$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_1$</td>
<td>$D_1 + R_1 C_1 + R_0 R_1 C_1$</td>
</tr>
<tr>
<td>$C_1$</td>
<td>$D_1 + R_1 D_1 + R_0 R_1 D_1 + R_0 R_1 R_1 C_1$</td>
</tr>
<tr>
<td>$C_1$</td>
<td>$D_1 + R_1 C_1 + R_0 R_1 C_1 + R_0 R_1 R_1 C_1$</td>
</tr>
<tr>
<td>$C_1$</td>
<td>$D_1 + R_1 D_1 + R_0 R_1 D_1 + R_0 R_1 R_1 C_1$</td>
</tr>
<tr>
<td>$C_1$</td>
<td>$D_1 + R_1 C_1 + R_0 R_1 C_1 + R_0 R_1 R_1 C_1$</td>
</tr>
<tr>
<td>$C_1$</td>
<td>$X_1 + Y_1 C_1$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$C_1$</th>
<th>$D_1 + R_1 (X_1 + Y_1)(X_1 + C_1)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_1$</td>
<td>$D_1 + R_1 D_1 + R_0 R_1 D_1 (X_1 + Y_1)(X_1 + C_1)$</td>
</tr>
<tr>
<td>$C_1$</td>
<td>$F_1 + R_1 D_1 + R_0 R_1 D_1 + R_0 R_1 R_1 R_1 + R_0 R_1 D_1 (X_1 + Y_1)(X_1 + C_1)$</td>
</tr>
<tr>
<td>$C_1$</td>
<td>$F_1 + R_1 D_1 + R_0 R_1 D_1 + R_0 R_1 R_1 R_1 (X_1 + Y_1)(X_1 + C_1)$</td>
</tr>
<tr>
<td>$C_1$</td>
<td>$F_1 + R_1 D_1 + R_0 R_1 D_1 + R_0 R_1 R_1 R_1 (X_1 + Y_1)(X_1 + C_1)$</td>
</tr>
<tr>
<td>$C_1$</td>
<td>$X_1 + Y_1 C_1$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$C_1$</th>
<th>$D_1 + R_1 X_1 + R_0 Y_1 M_1 (X_1 + Y_1)(X_1 + C_1)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_1$</td>
<td>$D_1 + R_1 D_1 + R_0 R_1 D_1 + R_0 R_1 R_1 R_1 (X_1 + Y_1)(X_1 + C_1)$</td>
</tr>
<tr>
<td>$C_1$</td>
<td>$F_1 + R_1 D_1 + R_0 R_1 D_1 + R_0 R_1 R_1 R_1 (X_1 + Y_1)(X_1 + C_1)$</td>
</tr>
<tr>
<td>$C_1$</td>
<td>$X_1 + Y_1 C_1$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$C_1$</th>
<th>$D_1 + R_1 X_1 + R_0 Y_1 M_1 (X_1 + Y_1)(X_1 + C_1)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_1$</td>
<td>$D_1 + R_1 D_1 + R_0 R_1 D_1 + R_0 R_1 R_1 R_1 (X_1 + Y_1)(X_1 + C_1)$</td>
</tr>
<tr>
<td>$C_1$</td>
<td>$F_1 + R_1 D_1 + R_0 R_1 D_1 + R_0 R_1 R_1 R_1 (X_1 + Y_1)(X_1 + C_1)$</td>
</tr>
<tr>
<td>$C_1$</td>
<td>$X_1 + Y_1 C_1$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$C_1$</th>
<th>$D_1 + R_1 X_1 + R_0 Y_1 M_1 (X_1 + Y_1)(X_1 + C_1)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_1$</td>
<td>$D_1 + R_1 D_1 + R_0 R_1 D_1 + R_0 R_1 R_1 R_1 (X_1 + Y_1)(X_1 + C_1)$</td>
</tr>
<tr>
<td>$C_1$</td>
<td>$F_1 + R_1 D_1 + R_0 R_1 D_1 + R_0 R_1 R_1 R_1 (X_1 + Y_1)(X_1 + C_1)$</td>
</tr>
<tr>
<td>$C_1$</td>
<td>$X_1 + Y_1 C_1$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$C_1$</th>
<th>$D_1 + R_1 X_1 + R_0 Y_1 M_1 (X_1 + Y_1)(X_1 + C_1)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_1$</td>
<td>$D_1 + R_1 D_1 + R_0 R_1 D_1 + R_0 R_1 R_1 R_1 (X_1 + Y_1)(X_1 + C_1)$</td>
</tr>
<tr>
<td>$C_1$</td>
<td>$F_1 + R_1 D_1 + R_0 R_1 D_1 + R_0 R_1 R_1 R_1 (X_1 + Y_1)(X_1 + C_1)$</td>
</tr>
<tr>
<td>$C_1$</td>
<td>$X_1 + Y_1 C_1$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$C_1$</th>
<th>$D_1 + R_1 X_1 + R_0 Y_1 M_1 (X_1 + Y_1)(X_1 + C_1)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$C_1$</td>
<td>$D_1 + R_1 D_1 + R_0 R_1 D_1 + R_0 R_1 R_1 R_1 (X_1 + Y_1)(X_1 + C_1)$</td>
</tr>
<tr>
<td>$C_1$</td>
<td>$F_1 + R_1 D_1 + R_0 R_1 D_1 + R_0 R_1 R_1 R_1 (X_1 + Y_1)(X_1 + C_1)$</td>
</tr>
<tr>
<td>$C_1$</td>
<td>$X_1 + Y_1 C_1$</td>
</tr>
</tbody>
</table>
As indicated previously, five clock phases are occupied, starting with the input digits and ending with the sum digits. As the adder is to be used for multiplications and divisions in a repetitive fashion requiring the recirculation of the sum digits back into one of the inputs with appropriate shifts, the clock pulses must occur in five phases to allow an addition cycle to be completed in 1 μsec.

The top line of table 1.4 gives some statistics on the number of components required for the adder represented in figure 1.10. Two other slightly different versions have been worked out in which fewer gates need to be driven by the most heavily loaded tube. As the table shows, these variations also require different proportions of components. Approximately 10,000 germanium diodes are required in each of these versions.

<table>
<thead>
<tr>
<th>Maximum load</th>
<th>Number of stages</th>
<th>Tubes</th>
<th>Delay lines</th>
</tr>
</thead>
<tbody>
<tr>
<td>25</td>
<td>253</td>
<td>253</td>
<td>900</td>
</tr>
<tr>
<td>19</td>
<td>253</td>
<td>253</td>
<td>250</td>
</tr>
<tr>
<td>14</td>
<td>255</td>
<td>255</td>
<td>150</td>
</tr>
</tbody>
</table>

1 Unit of load = nine gate-load.

6. References


ERRATUM

Page 3, line 7 of the left-hand column should read: "Since the basic micro-operation..."