




ADDI R₃, R₂, (2)



- No of OPs ?
3, 2, 1, 0

- Where are the opd's


$R \leftarrow R \oplus R$
 $R \leftarrow R \odot M$
 $R \leftarrow M \odot M$
 $M \leftarrow M \odot M$
 $M \leftarrow R \cdot R$



Instructions

Classification of machines:


0 operands: Stack



1-Operand



$$ACC \leftarrow ACC + \begin{Bmatrix} R \\ M \end{Bmatrix}$$



$$\begin{Bmatrix} R \\ R_1 \end{Bmatrix} \leftarrow \begin{Bmatrix} R \\ R_2 \end{Bmatrix} \oplus \begin{Bmatrix} M \\ R_3 \end{Bmatrix}$$

2-operands

$$R_1 \leftarrow R_1 \oplus \begin{Bmatrix} R \\ M \end{Bmatrix}$$



3-operands:

Types of Instructions

(A) Movement of Data

LD, ST


$R \leftarrow M$ $M \leftarrow R$



LB



LHW




STORE ST $R_x \leftarrow M \dots y$




$R_s \rightarrow M \leftarrow \text{Address}$

(B) OPERATIONS: Arith / Logical
 { ADD, SUB, INC, DEC, MULT, DIV ... }
 { OR, XOR, AND, NOT ... }



(C) Change Sequence of the Program

JMP $\left\{ \begin{array}{l} J \quad \text{Unconditional} \\ JC \quad \text{Conditional} \end{array} \right.$



PC ← Address Address PC ← PC + Off

(D) Control / System


Addressing Modes:




(1) Absolute / ~~the~~ Immediate




(2) Direct < Register
Memory



(3) Indirect Addressing $\begin{cases} R \text{ Indir} \\ M \text{ Indirect} \end{cases}$



(4) Base + Disp



(5) Base + Index

