


Basic Operation



CPU: Concepts, Organization

Instruction Formats (example):

Load/ Store:



Base

ADD = RT + Displ!

Operation



R.T ← RS1 + PC?

Branch




*BE
BC
BO*

JAR ←

Register - Transfer Operations : Addition Operation ADD

- IF { 1. MABus \leftarrow IAR , R=1
- 2. MDBus \leftarrow Data (instruction)
- 3. IR \leftarrow Data
- ID \leftarrow 4. Decode Instruction (set the control lines to ADD)
- OF { 5. SRA \leftarrow RS1, SRB \leftarrow RS2
- EX { 6. SRC \leftarrow Result (SRA + SRB)
- WB { 7. RT \leftarrow SRC
- 8. IAR \leftarrow IAR + 4
- 9. Check for Interrupts



$$RT \leftarrow RS1 + RS2$$

LD : Load Instruction:

LD	R3	Address
----	----	---------

$$R3 \leftarrow M[Address]$$
Major Cycles:

1. IF : Instruction Fetch
2. ID : Instruction Decode
3. OAG : Operand Address Generation
4. OF : Operand Fetch
5. EXEC : Execution (arithmetic / logical)
6. WB : Write Back (writing of the result)

IF: Instruction Fetch Cycle is the same for all instructions.

We need to check for the Interrupt and determine how are we going to handle Interrupt.

Register - Transfer Operations : Load Operation LD

- IF { 1. MABus \leftarrow IAR_{R=1}
2. MDBus \leftarrow Data (instruction)
3. IR \leftarrow Data
- ID { 4. Decode Instruction
- OF { 5. SRA \leftarrow RB, SRB \leftarrow Displacement
- OAC 6. SRC \leftarrow Address
- MA { 7. MAR \leftarrow SRC
8. MABuss \leftarrow MAR
9. MDBus \leftarrow Data
10. MDR \leftarrow MDBus
- WB 11. RT \leftarrow MDR
- IAC { 12. IAR \leftarrow IAR + 4
13.. Check for INT

BR (C) Branch Instruction:



Major Cycles:


- 1. IF : Instruction Fetch**
- 2. ID : Instruction Decode**
- 3. AG : Address Generation**
- 4. Testing of the Condition CC**
- 5. Writing into the IAR**

1. $MA_Bus \leftarrow IAR$

2. $R/W' \leftarrow 1$, Enable IR to read data from the Memory Bus

3. Increment the IAR for the length of the currently decoded instruction:

$IAR \leftarrow IAR + IL$ (IAR is now pointing to the next instruction)



4. Decide about Interrupt

Register - Transfer Operations : Branch Operation BRC

1. $MABus \leftarrow IAR$
 2. $MDBus \leftarrow \text{Data (instruction)}$
 3. $IR \leftarrow \text{Data}$
 4. Decode Instruction
 5. Examine CC: if $CC=1$
- | | |
|------------------------------------|------------------------------|
| then: | else: |
| 6. $IAR \leftarrow \text{Address}$ | 6a. $IAR \leftarrow IAR + 4$ |
7. Check for INT