

# **Instruction Design (Architecture) ISA**


to the detailed specifics of a machine. Any use of the word architecture will be generic and cover all three aspects.

## Key Structural Concepts


Typical instruction format:



We can classify each instruction in a three-dimensional space as shown below:



### Chapter 3. Instruction Set Design



## Typical Instruction Operations

CS 152 Lecture 3.4.

### **Data Movement**

**Load (from memory)  
Store (to memory)  
memory-to-memory move  
register-to-register move  
input (from I/O device)  
output (to I/O device)  
push, pop (to/from stack)**

### **Arithmetic**

**integer (binary + decimal) or FP  
Add, Subtract, Multiply, Divide**

### **Logical**

**not, and, or, set, clear**

### **Shift**

**shift left/right, rotate left/right**

### **Branch**

**unconditional, conditional**

### **Subroutine Linkage**

**call, return**

### **Interrupt**

**trap, return**

### **Synchronization**

**test & set (atomic r-m-w)**

### **String**

**search, translate**

- **Load and Store**
- **Arithmetic/Logic/Shift (including register-register moves)**
- **Control Transfers (branches, subroutines)**
- **R/W Control Registers (privileged)**
- **FP operate**
- **Coprocessor operate**

**Separated Load/Store and Reg/Reg Architecture Critical Ingredient of RISC architectures**

**All instructions exactly 32-bits long**

**Exactly two formats:**

**three register operands OR one register & one memory operand**

## **Clasification by the number of Operands**

- o **0 - Operand Machines - Stack Machines (HP3000)**
- o **1 - Operand Machines - Accumulator machines (one operand is always implicitly assumed to be in the accumulator ACC)**
- o **2 - Operand Machines  $R1 \leftarrow R1 * R2$  ( One of the source registers is also a destination register - Target)**
- o **3 - Operand Machines :  $R1 \leftarrow R2 * R3$  ( Destination / Target Register is explicitly specified - easier on the Compiler)**

## Clasification by the Location of the Operands

- o **R - M : Register to Memory Instructions**  
most of the machines: **IBM 360/370 Architecture**
- o **M - M : Memroy to Memory Instructions (Architectures)**  
**VAX - 11 Instructions etc. (some S/360)**
- o **R - R register to Register Machines (Load/Store)**  
**(RISC Machines)**

**IF ID**

**OAG:** Difference between R-R instructions

**M-R Instructions**

**M-M Instructions**

**R - R :**



**R - M :**




**M - M :**






## Memory Reference Instructions




## Input/Output Instructions




## Register Reference Instructions


## Group 1 Microinstructions



## Group 2 Microinstructions



## Group 3 Microinstructions




## Mnemonics

CLA = Clear Accumulator  
 CLL = Clear Link  
 CMA = Complement Accumulator  
 CML = Complement Link  
 RAR = Rotate Accumulator Right  
 RAL = Rotate Accumulator Left  
 BSW = Byte SWap  
 IAC = Increment ACcumulator

SMA = Skip on Minus Accumulator  
 SZA = Skip on Zero Accumulator  
 SNL = Skip on Nonzero Link  
 RSS = Reverse Skip Sense  
 OSR = Or with Switch Register  
 HLT = HaLT  
 MQA = Multiplier Quotient into Accumulator  
 SQL = Multiplier Quotient Load

**FIGURE 9-2. PDP-8 instruction formats.**



Source and dest each contain a 3-bit addressing mode field and a 3-bit register number;  
 FP is 1 of the floating point registers 0, 1, 2, or 3;  
 R is 1 of the general registers;  
 CC is the condition code field

**FIGURE 9-4. Instruction formats used on the PDP-11. The numbers indicate the field lengths.**




FIGURE 9-5. IBM S/370 instruction formats.