

Figure 4.1 Single-bus organization of the data paths inside the CPU.




Figure 4.6 Two-bus structure.





Figure 4.7 Three-bus structure.



*CPU: Concepts, Organization*

**370**

**General-Purpose Registers**

RR0				
RR2				
RR4				
RR6				
RR8				
RR10				
RR12				
RR14	Stack Pointer		Stack Pointer	
RR16				
RR18				
RR20				
RR22				
RR24				
RR26				
RR28				
RR30				

(a) Z80,000

**CPU STRUCTURE AND FUNCTION**

**General Registers**

EAX		AX
EBX		BX
ECX		CX
EDX		DX
ESP		SP
EBP		BP
ESI		SI
EDI		DI


**Program Status**

FLAGS register
Instruction pointer

(b) 80386

**FIGURE 10-5. Register organization extensions for 32-bit microprocessors**

*CPU: Concepts, Organization*



**FIGURE 10-3. Simplified Intel 8085 organization.**



*CPU: Concepts, Organization*

**Instruction Formats (example):**

**Load/ Store:**



**Operation**



**Branch**

