## Lecture 5

## Logical Effort

Boris Murmann<br>Center for Integrated Systems<br>Stanford University<br>murmann@stanford.edu<br>Copyright © 2004 by Boris Murmann

## Overview

- Reading
- Hodges 6.6
- Additional References:
- Harris, Logical Effort talk slides (handout \#7 on the web)
- Sutherland, Sproull, Harris, Logical Effort, Kaufman Publishers, 1999.


## - Introduction

Having set up the basic optimization problems, we will next develop a formalism for doing sizing with real gates. This formalism is called logical effort. To get some practice using this method we will apply it later to the memory decoder we talked about in Lecture 3 and 4.

## Re-Cap



- In this example, the total delay is:

$$
\text { Delay }=\tau_{\text {nand }}\left(\frac{C_{j+1}}{C_{j}}+\gamma_{\text {nand }}\right)+\tau_{i n v}\left(\frac{C_{j+2}}{C_{j+1}}+\gamma_{i n v}\right)+\tau_{n o r}\left(\frac{C_{j+3}}{C_{j+2}}+\gamma_{n o r}\right)
$$

- Normalized to the intrinsic time constant of an inverter, we have:

$$
\frac{\text { Delay }}{\tau_{i n v}}=\frac{\tau_{n a n d}}{\tau_{i n v}}\left(\frac{C_{j+1}}{C_{j}}+\gamma_{n a n d}\right)+\frac{\tau_{i n v}}{\tau_{i n v}}\left(\frac{C_{j+2}}{C_{j+1}}+\gamma_{i n v}\right)+\frac{\tau_{n o r}}{\tau_{i n v}}\left(\frac{C_{j+3}}{C_{j+2}}+\gamma_{n o r}\right)
$$

| B. Murmann | EE 313 Lecture 5 (HO\#7) | 3 |
| :---: | :---: | :---: |

## Logical Effort Formalism (1)

- ... since this is hard to fit on the back of an envelope, we define new symbols:



## Logical Effort Formalism (2)

- More nomenclature:
$-\mathrm{D}_{\text {gate }}=\mathrm{LE} \mathrm{F}^{\star} \mathrm{FO}+\mathrm{P}=$ EffortDelay + ParasiticDelay
- Some options to find LE of a logic gate:
- Set $R_{\text {drive }}$ equal, then compare $C_{\text {in }}$
- Set $\mathrm{C}_{\text {in }}$ equal, then compare $\mathrm{R}_{\text {drive }}$
- Or simply compare $R$ and $C$ ratio form first principles...

$$
L E_{\text {gate }}=\frac{\tau_{\text {gate }}}{\tau_{i n v}}=\frac{\left(R_{\text {drive }} \cdot C_{i n}\right)_{g a t e}}{\left(R_{\text {drive }} \cdot C_{i n}\right)_{i n v}}
$$

## Calculating Logical Effort for a Gate (1)

- Build the gates to have the same drive strength as a $2 x \mathrm{pMOS}$, 1 x nMOS inverter. The numbers on each transistor is relative to the 1 x nMOS transistor in the inverter. The Cin of inverter is 3 x .

- $L E=4 / 3$
- Note that the logical effort of all inputs does not always match


## Calculating Logical Effort for a Gate (2)

- Make input capacitance equal to that of inverter.
- LE now follows from ratio of $R_{\text {drive }}$

- Note that uniform scaling of a gate does not change its LE, this is why this approach works...



## LE Catalog of Gates

| Gate type |  | Number of inputs |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: |
|  | 1 | 2 | 3 | 4 | 5 | $n$ |  |  |
| inverter | 1 |  |  |  |  |  |  |  |
| NAND |  | $4 / 3$ | $5 / 3$ | $6 / 3$ | $7 / 3$ | $(n+2) / 3$ |  |  |
| NOR |  | $5 / 3$ | $7 / 3$ | $9 / 3$ | $11 / 3$ | $(2 n+1) / 3$ |  |  |
| multiplexer |  | 2 | 2 | 2 | 2 | 2 |  |  |
| XOR, XNOR |  | 4 | 12 | 32 |  |  |  |  |

- Ref: Harris' slides


## Parasitic Term

- Technology and gate dependent
- Typically, we have $P_{\text {inv }}=0.5$... 1
- Once $P_{\text {inv }}$ is known, we can estimate $P$ of many other gates: [Hodges, p. 291]

|  | $\mathbf{1}$ input | 2 inputs | 3 inputs | $\mathbf{4}$ inputs |
| :---: | :---: | :---: | :---: | :---: |
| INV | $\mathrm{P}_{\text {inv }}$ |  |  |  |
| NAND |  | $2 \mathrm{P}_{\text {inv }}$ | $3 \mathrm{P}_{\text {inv }}$ | $4 \mathrm{P}_{\text {inv }}$ |
| NOR |  | $3 \mathrm{P}_{\text {inv }}$ | $4.5 \mathrm{P}_{\text {inv }}$ | $6 \mathrm{P}_{\text {inv }}$ |

## LE and $P$ from Simulation/Graphical Data



- From plot:
- Slope is LE
- Y intercept is parasitic delay
- More complex gates
- Have larger LE
- Have larger parasitics


## Warm-ups with Logical Effort

- Frequency of an N stage ring oscillator -> see HW\#2
- Delay of a inverter with a fan-out of 4
- LE=
- $\mathrm{FO}=$
- $\mathrm{P}=$
- $\mathrm{D}=$

- Normally we will report delays in terms of FO4 inverter delays
- Delay in FO4 units is therefore roughly equal to normalized delay divided by:


## Gate Sizing Problem

- We will use the LE of the gate to help find the correct sizes
- We know that the LE*Fanout for each gate should be the same
- Before we do more math, we need to set a convention:
- What does a gate of size ' 2 ' mean?
- For an inverter, it is simple:
- It has twice the capacitance and $1 / 2$ the resistance of an inverter of size ' 1 '
- For a gate, you have two options:
- Can define it to mean it has twice the capacitance of an inverter OR
- Can define it to mean it has $1 / 2$ the resistance
- In EE313, the size is a measure of the input capacitance
- A size 2 gate has twice the $\mathrm{C}_{\text {in }}$ of an inverter


## Gate Sizing Example (1)



- First, compute

$$
\begin{aligned}
\text { PathEffort } & =\prod L E \cdot F O \\
& =1\left(\frac{X}{10}\right) \times \frac{5}{3}\left(\frac{Y}{X}\right) \times \frac{4}{3}\left(\frac{Z}{Y}\right) \times 1\left(\frac{20}{Z}\right)=\frac{400}{90}
\end{aligned}
$$

- From lecture 4 , we know that the optimal stage effort is

$$
S E^{*}=L E \cdot F O=\left(\frac{400}{90}\right)^{1 / 4}=1.45
$$

## Gate Sizing Example (2)



- With this information, we can now size the gates, since for all of them

$$
C_{\text {in }}=L E \cdot \frac{C_{\text {out }}}{S E^{*}}
$$

- We have

$$
\begin{array}{ll}
Z=1 \cdot \frac{20}{1.45}=13.8 & X=\frac{5}{3} \cdot \frac{Y}{1.45}=14.5 \\
Y=\frac{4}{3} \cdot \frac{Z}{1.45}=12.7 & C_{i n}=1 \cdot \frac{X}{1.45}=10
\end{array}
$$

## Gate Sizing Example (3)



- The normalized delay is (assuming $\mathrm{P}_{\mathrm{inv}}=0.5$ )

$$
D=4 S E^{*}+\sum P=4 \cdot 1.45+0.5+1.5+1+0.5=9.3
$$

- Can we do better than this?
- $\mathrm{SE}^{*}=1.45$ is small. Speed may improve if we get closer to 4 , and use fewer stages.
- Can try to reduce the number of stages (not always possible)


## Reducing Number of Logic Stages

- If you have too low EF, use more complex gates, with fewer stages
- Often need to use AND-OR-Invert gates or OR-AND-Invert gates


$$
S E^{*}=\left(\frac{14}{3}\right)^{1 / 2}=2.16 \quad D=2 S E^{*}+\sum P=4.32+0.5+\frac{9}{4}=7.1
$$

(Note: this was the wrong optimization if the "top" input was critical - sincewe have slowed down this path. Make sure you are sizing the critical path)

## Branching Effort



- If there is branching in the logic path, the equation for the total path effort becomes

$$
\text { PathEffort }=\prod L E \cdot F O \cdot B E
$$

where BE is the "branching effort" (2 in the above example).


## Branching Effort Example



$$
\begin{aligned}
\text { PathEffort } & =\prod L E \cdot F O \cdot B E=\left(\frac{4}{3}\right)^{3} \cdot 4.5 \cdot 2 \cdot 3=64 \\
S E^{*} & =(64)^{1 / 3}=4
\end{aligned}
$$

## Logical Effort "Design Flow"

- Estimate the path effort
- Estimate the optimal number of stages
- Estimate the minimum delay
- Determine the actual number and type of gates
- Fit the required logic in $N$ stages, where N is close to $\mathrm{N}^{*}$
- This may slightly change the path effort
- Determine the new stage effort

PathEffort $=\prod L E \cdot F O \cdot B E$
$N^{*}=\log _{4}($ PathEffort $)$
$D^{*}=4 N^{*}+\sum P$
$S E^{*}=(\text { PathEffort })^{1 / N}$

- Working from either end, determine gate sizes

$$
C_{i n}=L E \cdot B \cdot \frac{C_{\text {out }}}{S E^{*}}
$$

