













Gate type	Number of inputs								
	1	2	3	4	5	n			
inverter	1								
NAND		4/3	5/3	6/3	7/3	(n+2)/3			
NOR	9 M.	5/3	7/3	9/3	11/3	(2 <i>n</i> +1)/3			
multiplexer	-	2	2	2	2	2			
XOR, XNOR		4	12	32					

	Parasitic Term										
Technology and gate dependent											
• Тур	• Typically, we have P <sub>inv</sub> =0.51										
• Onc [Hoo	<ul> <li>Once P<sub>inv</sub> is known, we can estimate P of many other gates: [Hodges, p. 291]</li> </ul>										
		1 input	2 inputs	3 inputs	4 inputs						
	INV	P <sub>inv</sub>									
	NAND		2P <sub>inv</sub>	3P <sub>inv</sub>	4P <sub>inv</sub>						
	NOR		3P <sub>inv</sub>	4.5P <sub>inv</sub>	6P <sub>inv</sub>						
B. Murmann	B. Murmann EE 313 Lecture 5 (HO#7)										



















