

# Logical Effort Formalism

- Let us express delays in terms of  $\tau_{inv}$ 
  - Delay\* = Delay/  $\tau_{inv}$
- Delay of logic gate has two components:
  - Delay\* = EffortDelay + ParasiticDelay
- Effort delay again has two components:
  - EffortDelay = LogicalEffort \* ElectricalEffort
- ElectricalEffort is just fanout
  - ElectricalEffort = Cload/Cin
- LogicalEffort describes the relative ability of gate topology to deliver current for a given input capacitance

EE 313 Lecture 5

3

- LogicalEffort =  $\tau_{gate} / \tau_{inv}$ 

MAH

Logical Effort's View of Gate Delays



# Calculating Logical Effort for a Gate

• Build the gates to have the same drive strength as a 2x pMOS, 1x nMOS inverter. The numbers on each transistor is relative to the 1x nMOS transistor in the inverter. The Cin of inverter is 3x.



EE 313 Lecture 5

### Warm-ups with Logical Effort

- Frequency of an N stage ring oscillator
  - LE=1, FO=1,  $\gamma$ =1; delay = 2 per inverter
  - Delay through N inverters is 2\*N,
  - Frequency is 1/(4N) since it takes 2N time to change from a high to a low, and another 2N to change from a low to a high
- Delay of a inverter with a fanout of 4
  - LE=1, FO=4,  $\gamma$ =1; delay = 5 per inverter
- Normally we will report delays in terms of FO4 inverter delays
  - Roughly equal to normalized delay divided by 5

MAH

5

# Logical Effort for Transmission Gates



EE 313 Lecture 5

8

MAH

## Sizing Gates



#### **Reducing Number of Logic Stages**

- Reformulate logic
  - If you have too low EF, use more complex gates, with fewer stages
  - Often need to use AND-OR-Invert gates or OR-AND-Invert gates
  - EF = 8.33, with two stages
  - EF per stage is 2.9 which is quite reasonable



Note: this was the wrong optimization if the top input was critical. Since we have slowed down this path. Make sure you are sizing the critical path.

#### **Branching Factors**



- In some circuits there is fan-out in the conventional sense
  - One gate drives a number of gates
- If all gates are on the critical path

   EF<sub>stage</sub> = LE \* (C<sub>i+1</sub>/C<sub>i</sub>) \*B (Branching factor)
- Total EF for a chain is then the product of LE and B for all the gates on the chain. In the example = 4/3\*2\*10
  - Electrical fanout per stage =  $EF_{stage}/(LE^*B)$
  - So X in the example would be around 2.6 =  $\frac{1}{2} * \sqrt{27}$

E 313 Lecture

# Logical Effort Summary

• Estimate the path effort

MAH

- EF =  $\Pi$  LE \*  $\Pi$  B \*Cload/Cin
- Estimate the optimal number of stages
  - $N^* = \log_4(EF)$
- Estimate the minimum delay
  - 4N\* + Parasitic delay
- Determine the actual number and type of gates
  - Fit the required logic in N stages, where N is close to  $N^*$
  - This may change slightly the path EF
- Determine the stage effort
  - New  $EF^{1/N} = f$

MAH

- · Working from either end, determine gate sizes
  - Cin = Cout\*LE\*B/f

11

#### **Some Definitions**

Term	Stage expression	Path expression
Logical effort	g (seeTable 1)	$G = \prod g_i$
Electrical effort	$h = \frac{C_{out}}{C_{in}}$	$H = \frac{C_{out (path)}}{C_{in (path)}}$
Branching effort	n/a	$B = \prod b_i$
Effort	f = gh	F = GBH
Effort delay	f	$D_F = \sum f_i$
Number of stages	1	N
Parasitic delay	p (seeTable 2)	$P = \sum p_i$
Delay	d = f + p	$D = D_F + P$

MAH

EE 313 Lecture 5

13

### **Decoder Review**

Decoder has two main jobs:

- Logic function
  - Using N address bits
  - Needs to select 1 of 2<sup>N</sup> wordlines
  - This means the logical effort of the chain will be larger than 1
    - Equal to LE of an N input AND gate
- Act as a buffer chain
  - The address line has a large fanout
    - · Each address line ultimately needs to drive every AND gate
    - A0 drives  $\frac{1}{2}$  of the decoders and A0\_b drives the other  $\frac{1}{2}$
  - The wordline capacitance can be large
    - It has  $2^{\mbox{\scriptsize M}}$  cells on it, and a large wire capacitance
  - Total fanout is proportional to the size of the memory



## **Optimal Static Decoder**

- Logical Effort of building 4 input AND
  - Two 2 NAND gates is 4/3\*4/3 = 1.8
  - One 4 NAND is 2
  - 2-input NAND/2-input NOR is 4/3\*5/3 = 2.2
- Which is best?
  - Depends on the number of levels of logic you need
  - If you need lots of gates, 2-input gates are often the best
- Using 2-input NAND gates
  - An 8-input gate will take 6 levels of gates
    - 8 to 4 outputs, 4 to 2 outputs, 2 to 1 output

MAH

# Number of Stages of Logic

EE 313 Lecture 5

- For our decoder (assuming 2 input NAND gates)
  - The decoder has a total effort of
    - 2.4 (which is 4/3 cubed) \* FO (which is 2<sup>14</sup>)
    - Note that using other gates would not change this result very much, so don't sweat which gate you are going to use when you figure out the total effective fanout.
  - For a effective fanout of around 4 per stage
    - This design would need around 7.5 stages which is  $Log_4(2^{15})$
- But how is it going to be put together?
  - How do we size the individual gates?
  - Which wires do we run up the decoder?

17

### **Predecode Options**

- Two basic choices
  - Can do a 2-4 predecode in 4 groups, with a 4 to 1 final gate
    - Final gate has two level of and gates
    - · Uses only 16 address wires running across the decoder
    - Final gates are larger
  - Can do a 4-16 predecode in 2 groups, with a 2-1 final gate
    - Uses 32 address lines running across the decoder
    - Final gates are smaller
- Generally doing a larger predecode is better for two reasons
  - More levels of logic before the wire capacitance
  - Less capacitance switches each cycle (lower power)

Decede	Deth	I
Decode		
<ul> <li>By using a 4-16 predecode we have move more stages of logic before the long wire <ul> <li>This decreases its effect on the circuit, since it naturally give us more stages of buffers before driving the wire</li> <li>Otherwise we would need more stages in the predecode, just to drive the wire</li> </ul> </li> </ul>	1 16 1  A0A1A2A2	

# **General Predecode**



 $<sup>(4/3*2) /</sup> f^2$  is the load here (16/9\*8)/f<sup>4</sup> 4 to 16 decoder

stages

add extra buffer

# Logical Effort in Real Life

- There are fixed side loads you need to deal with •
  - This is the wire capacitance of the predecoder outputs
  - Since these capacitances don't scale with sizing, they don't fit in nicely to the logical effort frame work
    - They also are caused by loading of non-critical gates
    - But they are not a huge issue either
- The optimal sizes are often pretty large •
  - This will cause power and area issues
  - Often you need to back off a little to make things fit better

