


EEEC180A DIGITAL SYSTEMS I Winter, 2006.
Solutions for Homework # 9

16.1



	X=0	1	X=0	1
S_0	S_1	S_2	0	0
S_1	S_3	S_2	0	0
S_2	S_4	S_2	0	0
S_3	S_3	S_5	0	0
S_4	S_3	S_2	1	0
S_5	S_4	S_2	1	0


Assignment by guidelines:

- I. (1, 3, 4) [✓](2, 5) (0, 1, 2, 4, 5)
- II. (1, 2) [✓](2, 3)₂ (2, 4)₂ (3, 5) [✓]
- III. (0, 1, 2, 3) [✓](4, 5) [✓]

		A	
		0	1
B C	00	S_0	
	01	S_1	
	11	S_2	S_5
	10	S_3	S_4

From Q+ maps:

$$A^+ = X'BC + XA'BC' \quad B^+ = X + C + B \quad C^+ = B'C' + X \quad Z = X'A$$




Test sequences:

a) $X = \underline{001101001010100010010010}$


$Z = 000000010100001001101101$

b) $X = \underline{110011001010100101010010}$

$Z = 000100010100001010000101$



16.2



	X=0	1	X=0	1
S ₀	S ₂	S ₁	0	0
S ₁	S ₂	S ₃	0	0
S ₂	S ₂	S ₄	0	0
S ₃	S ₅	S ₃	0	0
S ₄	S ₂	S ₃	0	1
S ₅	S ₂	S ₄	0	1


Guidelines and state assignments are the same as for 16.1

Flip-flop and output equations and logic circuit are the same as 16.1, except interchange X and X' throughout

Test sequences a) X = 110010110101011101101101
Z = 000000010100001001101101

b) X = 001100110101011010101101
Z = 000100010100001010000101

16.15



X ₁	X ₂	Q ₁	Q ₂	Q ₁ ⁺	Q ₂ ⁺	Z ₁	Z ₂
0	0	0	0	1	1	0	0
0	0	0	1	0	0	1	0
0	0	1	0	1	1	0	0
0	0	1	1	1	0	0	0
0	1	0	0	1	0	1	0
0	1	0	1	0	1	1	0
0	1	1	0	0	0	1	0
0	1	1	1	1	0	0	0
1	0	0	0	0	1	1	1
1	0	0	1	1	0	1	1
1	0	1	0	0	1	1	1
1	0	1	1	0	1	0	1
1	1	0	0	0	0	0	1
1	1	0	1	1	1	1	1
1	1	1	0	0	1	0	1
1	1	1	1	0	0	0	1

16.16 (a) Same as Figure 16-10 with ROM replaced by PLA.
 (b)

X	A	B	C	Z	D_A	D_B	D_C
0	-	-	-	0	1	0	0
0	-	-	0	0	0	1	0
-	0	-	1	0	0	1	0
-	0	1	-	0	0	1	0
-	1	-	-	0	0	0	1
1	-	0	-	0	0	0	1
0	1	0	1	1	0	0	0
1	0	1	0	1	0	0	0

FIGURE 16-10
 Realization of
 Table 16.6(a)
 Using a ROM

