



Solutions for Homework # 8

15.1 (a) Implication chart after one pass:



Complete implication chart



Reduced state table:


| State | Next State |     | Output |     |
|-------|------------|-----|--------|-----|
|       | X=0        | X=1 | X=0    | X=1 |
| A     | A          | C   | 1      | 0   |
| B     | C          | F   | 0      | 0   |
| C     | B          | A   | 0      | 0   |
| F     | B          | F   | 1      | 0   |

15.1 (b)  $B \equiv C$  because  $F \neq H$ , (and also because  $C \neq D$ )  
 $F \neq H$  because  $B \neq H$ , (and also because  $F \neq G$ ), and  
 $B \neq H$  because the output differs for  $X=0$ .  
 So use the sequence  $\underline{X} = 100$ .

|                |            |   |   |   |
|----------------|------------|---|---|---|
| Input:         | X:         | 1 | 0 | 0 |
| Starting in B: | Z:         | 0 | 1 | 0 |
|                | State: (B) | F | B |   |
| Starting in G: | Z:         | 0 | 1 | 1 |
|                | State: (G) | H | H |   |

So  $\lambda_1(B, 100) = 010 \neq 011 = \lambda_2(G, 100)$ , and  $B \neq G$ .  
 (Alternative:  $\lambda_1(B, 110) = 001 \neq 000 = \lambda_2(G, 110)$ .  
 Also,  $\lambda_1(B, 00101) \neq \lambda_2(G, 00101)$ , but this requires an  $\underline{X}$  of length 5.

15.2



15.3

|       |                        |                        |                        |
|-------|------------------------|------------------------|------------------------|
| $S_0$ | $S_5 - a$<br>$S_1 - b$ | $S_2 - a$<br>$S_6 - c$ | $S_3 - a$<br>$S_4 - b$ |
| $S_1$ | $S_5 - a$<br>$S_6 - c$ | $S_2 - a$<br>$S_3 - a$ | $S_4 - b$<br>$S_0 - a$ |
| $S_2$ | $S_5 - a$<br>$S_6 - c$ | $S_2 - a$<br>$S_3 - a$ | $S_4 - b$<br>$S_0 - a$ |
| $S_3$ | $S_5 - a$<br>$S_6 - c$ | $S_2 - a$<br>$S_3 - a$ | $S_4 - b$<br>$S_0 - a$ |
| $S_4$ | $S_5 - a$<br>$S_6 - c$ | $S_2 - a$<br>$S_3 - a$ | $S_4 - b$<br>$S_0 - a$ |
| $S_5$ | $S_5 - a$<br>$S_1 - b$ | $S_2 - a$<br>$S_6 - c$ | $S_3 - a$<br>$S_4 - b$ |
| $S_6$ | $S_5 - a$<br>$S_1 - b$ | $S_2 - a$<br>$S_6 - c$ | $S_3 - a$<br>$S_4 - b$ |
|       | $a$                    | $b$                    | $c$                    |

$S_0 \equiv a$   
 $S_1 \equiv b$   
 $S_2 \equiv c$   
 $S_3 \equiv a$   
 $S_4 \equiv c$   
 $S_5 \equiv a$   
 $S_6 \equiv c$   
 $S_2$  and  $S_4$  have no equivalent states.

**15.3 (a)**  $a \equiv S_0, S_5$   
 $b \equiv S_1$   
 $c \equiv S_2, S_6$

Since  $S_2$  and  $S_4$  do not have corresponding states, the circuits are *not* equivalent.

**15.3 (b)** Starting from  $S_0$ , it is not possible to reach  $S_2$  or  $S_4$ . So then the circuits would perform the same.

15.4 (a)

|           |  |       |       |    |    |
|-----------|--|-------|-------|----|----|
|           |  | $x_1$ | $x_2$ |    |    |
| $x_3$ $Q$ |  | 00    | 01    | 11 | 10 |
| 00        |  | 0     | 1     | 0  | 1  |
| 01        |  | 0     | 1     | 1  | 0  |
| 11        |  | 1     | 0     | 0  | 1  |
| 10        |  | 0     | 1     | 0  | 1  |

$$D = X_2'X_3Q + X_1'X_2Q' + X_1X_2'Q' + X_2X_3'Q$$

$$Z = Q$$

15.4 (b)


|           |  |       |       |    |    |
|-----------|--|-------|-------|----|----|
|           |  | $x_1$ | $x_2$ |    |    |
| $x_3$ $Q$ |  | 00    | 01    | 11 | 10 |
| 00        |  | X     | 0     | X  | 0  |
| 01        |  | 1     | 0     | 0  | 1  |
| 11        |  | 0     | 1     | 1  | 0  |
| 10        |  | X     | 0     | 0  | 0  |

$$R = X_2X_3Q + X_2'X_3'Q$$

$$Z = Q$$



|           |  |       |       |    |    |
|-----------|--|-------|-------|----|----|
|           |  | $x_1$ | $x_2$ |    |    |
| $x_3$ $Q$ |  | 00    | 01    | 11 | 10 |
| 00        |  | 0     | 1     | 0  | 1  |
| 01        |  | 0     | X     | X  | 0  |
| 11        |  | X     | 0     | 0  | X  |
| 10        |  | 0     | 1     | 0  | 1  |

$$S = X_1'X_2Q' + X_1X_2'Q$$



| State    | Next State |          | Output |       |
|----------|------------|----------|--------|-------|
|          | $X=0$      | $X=1$    | $X=0$  | $X=1$ |
| <i>a</i> | <i>a</i>   | <i>c</i> | 1      | 0     |
| <i>b</i> | <i>c</i>   | <i>d</i> | 0      | 1     |
| <i>c</i> | <i>a</i>   | <i>b</i> | 0      | 0     |
| <i>d</i> | <i>d</i>   | <i>a</i> | 0      | 0     |


15.10 (b) Input: 00  
 Output starting in state *c*: 01 (state  $c \xrightarrow{0}$  state  $a \xrightarrow{0}$  state *a*)  
 Output starting in state *d*: 00 (state  $d \xrightarrow{0}$  state  $d \xrightarrow{0}$  state *d*)



| Present State | Next State |          |          |          | Z |
|---------------|------------|----------|----------|----------|---|
|               | 00         | 01       | 11       | 10       |   |
| <i>a</i>      | <i>a</i>   | <i>c</i> | <i>c</i> | <i>a</i> | 0 |
| <i>c</i>      | <i>c</i>   | <i>a</i> | <i>f</i> | <i>a</i> | 1 |
| <i>f</i>      | <i>f</i>   | <i>a</i> | <i>a</i> | <i>a</i> | 1 |


| State    | Next State |          | Z     |       |
|----------|------------|----------|-------|-------|
|          | $X=0$      | $X=1$    | $X=0$ | $X=1$ |
| <i>a</i> | <i>b</i>   | <i>c</i> | 1     | 0     |
| <i>b</i> | <i>e</i>   | <i>b</i> | 1     | 0     |
| <i>c</i> | <i>g</i>   | <i>b</i> | 1     | 1     |
| <i>e</i> | <i>c</i>   | <i>g</i> | 1     | 0     |
| <i>g</i> | <i>g</i>   | <i>i</i> | 0     | 1     |
| <i>i</i> | <i>a</i>   | <i>a</i> | 0     | 1     |

- 18.3 See FLD p. 669 for circuit. Notice that the  $Q$  output of the flip-flop is  $b_{in}$ , while the  $D$  input is  $b_{out}$ .



- 18.9 The ONE ADDER is similar to a serial adder, except that there is only one input. This means that the carry will be added to  $X$ . Thus, if the carry flip-flop is initially set to 1, 1 will be added to the input. The signal  $I$  can be used to preset the carry flip-flop to 1.

Let  $S_0$  represent  $Carry = 0$ , and let  $S_1$  represent  $Carry = 1$ . The state graph is as follows:





| x sh | Q | 0 | 1 |
|------|---|---|---|
| 00   | Q | 0 | 1 |
| 01   | Q | 0 | 0 |
| 11   | Q | 0 | 1 |
| 10   | Q | 0 | 1 |

$$Q^+ = Q (Sh' + X)$$


| x sh | Q | 0 | 1 |
|------|---|---|---|
| 00   | Q | 0 | 0 |
| 01   | Q | 0 | 1 |
| 11   | Q | 1 | 0 |
| 10   | Q | 1 | 0 |

$$Z = (Q + X) (Q' + X') (X + Sh)$$


$$Z = (Q + X) (Q' + X') (Q' + Sh)$$




18.10 (a)



18.10 (b)



18.10 (c)



18.10 (d)

| Present State | Next State |       |       |       | Ad Sh Load Done |      |      |      |    |    |
|---------------|------------|-------|-------|-------|-----------------|------|------|------|----|----|
|               | St         | M     | 00    | 01    | 10              | 11   | 00   | 01   | 10 | 11 |
| $S_0$         | $S_0$      | $S_0$ | $S_1$ | $S_1$ | 0000            | 0000 | 0010 | 0010 |    |    |
| $S_1$         | $S_1$      | $S_2$ | $S_3$ | $S_2$ | 0100            | 1000 | 0100 | 1000 |    |    |
| $S_2$         | $S_3$      | $S_3$ | $S_3$ | $S_3$ | 0100            | 0100 | 0100 | 0100 |    |    |
| $S_3$         | $S_3$      | $S_4$ | $S_5$ | $S_4$ | 0100            | 1000 | 0100 | 1000 |    |    |
| $S_4$         | $S_3$      | $S_3$ | $S_3$ | $S_3$ | 0100            | 0100 | 0100 | 0100 |    |    |
| $S_5$         | $S_7$      | $S_6$ | $S_7$ | $S_6$ | 0100            | 1000 | 0100 | 1000 |    |    |
| $S_6$         | $S_7$      | $S_7$ | $S_7$ | $S_7$ | 0100            | 0100 | 0100 | 0100 |    |    |
| $S_7$         | $S_0$      | $S_0$ | $S_0$ | $S_0$ | 0001            | 0001 | 0001 | 0001 |    |    |

- I.  $(S_0, S_7) (S_1, S_2) (S_3, S_2) (S_5, S_6)$
- II.  $(S_0, S_1) (S_2, S_3) (S_4, S_3) (S_6, S_7)$
- III.  $(S_1, S_3, S_3) (S_2, S_4, S_6)$  etc.

|     |    | A     |       |
|-----|----|-------|-------|
|     |    | 0     | 1     |
| B C | 00 | $S_0$ | $S_1$ |
|     | 01 | $S_3$ | $S_2$ |
|     | 11 | $S_5$ | $S_4$ |
|     | 10 | $S_7$ | $S_6$ |

(Other assignments are possible.)

18.10 (d) For this assignment, from LogicAid:

(contd)  $J_A = StB'C' + MC$ ;  $K_A = M' + B + C$ ;  $J_B = A'C$ ;  $K_B = A'C$ ;  $J_C = AB'$ ;  $K_C = A'B$ ;  $Ad = MAB'C' + MA'C$ ,  
 $Sh = M'A + M'C + AB + AC$ ;  $Load = StA'B'C'$ ;  $Done = A'BC'$

