

UNIVERSITY OF CALIFORNIA, DAVIS  
Department of Electrical and Computer Engineering

**EEEC180A**

**DIGITAL SYSTEMS I**

Lab 7: Counter Design

This lab introduces sequential network design using J-K flip-flops. Since counters are one of the simplest types of sequential networks, counter design is a good starting point in studying sequential circuits.

**Hardware Required:**

**New parts:**

2	74LS73A	Dual negative-edge-triggered J-K flip-flops
3	LED & 390 ohm resistor	Current-limiting resistors and LEDs

**Parts from previous labs:**

2	74LS00	Quad 2-input NAND gates
1	74LS04	Hex inverters (if needed)

**Preparation**

- Do Problem 12.9 in the text (Roth, Fundamentals of Logic Design, Fourth Edition, p. 320). Do all parts of the problem.

**Description**

1. Design the sequential network described in Problem 12.9 of the text (Roth, Fundamentals of Logic Design, Fourth Edition, p. 320). The design is to be done on paper **before** coming to lab. The problem statement is replicated below.

Design a 3-bit counter which counts in the sequence:

001, 011, 010, 110, 111, 101, 100, 001, ...

- (a) Use clocked D flip-flops.
  - (b) Use clocked J-K flip-flops.
  - (c) Use clocked T flip-flops.
  - (d) Use S-R flip-flops.
  - (e) What will happen if the counter of (a) is started in state 000.
2. Enter your design for (b) into Altera and verify it through functional simulation. What happens if the counter of (b) is started in state 000?
  3. Build your design for part (b) on your protoboard. Verify your design in the lab. You can use the function generator for the clock signal and display the counter outputs using LEDs. Be sure to use current-limiting resistors (approx 390 - 470 ohms) for lighting the LEDs. Have the TA verify your circuit.

**Lab Report**

Each individual will be required to submit a lab report. Be sure to include the following items:

- Lab cover sheet with TA verification for circuit performance.
- Graded pre-lab
- Altera schematics and simulation waveforms for the J-K counter.