### **UC DAVIS**

### **Electronic Circuits – Course Outline**

EEC110A CRN: 61535 Spring 2010 Lecture: MW 10:00-11:15, 1062 Bainer Discussion Section: MW 11:25-11:50, 1062 Bainer Office hours: Wednesdays, 1-3 in 2041 Kemper Hall

Professor Spencer 2041 Kemper Hall 752-6885

**TA:** Travis Kleeburg – office hours: Fridays 1-3 in 2101 Kemper (tklee@ucdavis.edu)

Please do NOT use email to contact me unless it is necessary (i.e., don't use it in place of questions in class, the discussion session and office hours). My email address is: spencer@ece.ucdavis.edu

# Required Text: R. Spencer and M. Ghausi, *Introduction to Electronic Circuit Design*, Prentice Hall, 2003 Be sure to look at the book errata on the website: www.prenhall.com/spencer

### **Optional References:**

(If you are planning to continue taking courses in circuits and want to get familiar with SPICE, the following books are recommended. You will *NOT* need them for this course, although you are encouraged to use PSPICE on your own!)

A. Vladimirescu, *The SPICE Book*, New York: John Wiley & Sons, 1994 (this is a good overall reference. It describes the history of SPICE, how it works and how to use it. It does have some annoying minor errors in the modeling section though!)

B. Al-Hashimi, *The Art of Simulation Using PSPICE, Analog and Digital*, 1995, CRC Press (A good reference on how to use PSPICE. Includes many advanced features like behavioral modeling and Monte-Carlo analysis, but does not discuss device modeling at all.)

**Prerequisite:** EEC100 & 140A (may be taken concurrently)

**Homework:** Assignments will be posted on the course website each week and will indicate when they are due (it will usually, if not always, be Friday afternoon). Homework should be put in the box in Room 2131 in Kemper Hall unless specified otherwise. Late homework will be accepted the day after it was due if there is a *good* reason (be prepared to supply documentation), it will not be accepted after that except in *extraordinary* cases. Late homework *must* be handed in to Prof. Spencer. Homework solutions will be available on the course website (when you click on the links to view solutions you will be required to login, the user name is eec110a and the password is analogrules, both are case sensitive). You may collaborate on HW assignments, but each student must hand in his or her own assignment.

Homework problems will be graded on a four-level scale; 0 =little, if anything, done, 1 =sloppy and/or a number of mistakes, 2 =basically correct, but somewhat sloppy and/or minor mistakes, 3 =easy to follow and completely correct. **Format:** All homework should be done on standard 8 1/2"x11" paper, stapled together, *not* folded, and should have your name (last name first, *please*) and the assignment number. Be sure to put your name *as it appears on UC transcripts and class lists*!

**Grading:** There will be one 75-minute midterm, and a two-hour final exam. Both exams will be closed book and closed notes and calculators will *not* be allowed. You will be provided with a formula sheet for each exam. A copy of the formula sheet will be available for you to use when studying. I will report any instances of attempted cheating to Student Judicial Affairs.

The final course grade will be based on the following weighting: Homework 15%, Midterm 35%, Final 50%. Any disagreements about homework or exam scores must be brought to the attention of Prof. Spencer within one week of the assignment in question being handing back, otherwise, the score stands.

Date		Day	Торіс	Reading <sup>1</sup>
Mar.	29	Μ	Introduction. The design process.	Chap. 1
			Analysis for design.	
	31	W	Small-signal approximation and	Chap. 6, Chap. 7 up through
			analysis. Review two-port models.	§7.1.4, and §7.2.1
			Amplifier models. DC bias models	
			(large-signal DC models) and analyses	
			for BJTs.	
Apr.	5	М	Finish BJT biasing. Low-frequency	Chap. 8 up through §8.1.5
-			small-signal (LFSS) BJT model.	
	7	W	Finish LFSS BJT model. Start LFSS	§8.2.1-8.2.2
			circuit analysis.	
	12	М	LFSS circuit analysis – gain (CE)	
			stage.	
	14	W	Finish CE stage. Buffer stages (CC &	§8.3.1-8.3.2, §8.4.1-8.4.2
			CB – focus mostly on CC).	
	19	М	Finish buffer stages. Start high-	Chap. 9 up through §9.1.5
			frequency small-signal (HFSS) diode	
			and transistor models.	
	21	W	Finish HFSS diode and transistor	
			models including $\beta(j\omega)$ and $f_T$ .	

## **Electronic Circuits Class Schedule – Spring 2010**

<sup>&</sup>lt;sup>1</sup> All reading assignments refer to the required text and should be completed *before* the lecture they are listed next to (except for the first lecture of course).

	26	Μ	Miller effect and approximate	§9.2.1-9.2.2 & §9.3.1-9.3.2
			bandwidth of the CE stage (CC stage	("Introductory Treatment"
			as time permits).	only!)
	28	W	Begin Negative Feedback (NFB): basic	§10.1-10.1.2 (The material on
			concept, advantages and	noise and feedback is optional.
			characteristics.	You may also want to review
				Asides A1.1 and §6.5.1)
May	3	М	<b>Midterm</b> (covers material up through lecture on 4/26)	
	5	W	NFB: Ideal analysis, classification.	
	10	Μ	NFB: Practical analysis, series-shunt.	§10.1.3 (up to the Series-
				Series Connection on page
	12	W	NEP: Practical analysis, transistor	098)
	12	vv	level series-shunt.	
	17	М	NFB: Practical analysis, other	§10.1.3 (from page 698 on)
	10	117	Connections.	810.1.5
	19	w	NFB: Loop gain and stability, gain and	§10.1.5
	24	м	NER: Compensation	810.1.6
	24	IVI	NIB. Compensation.	
	26	W	<b>Start Digital</b> material: Introduction to	Chap. 14 Introduction & §14.1;
			digital circuits, Boolean algebra,	Chap. 15 Introduction &
			binary logic gates. MOS device	§15.1.3
	21	М	models for digital circuits.	<u>81501520</u>
	31	M	Inverter specifications & power	§15.2-15.3.2
	2	117	Lissipation. MOS inverter design.	815 2 2 15 2 5
Jun.	2	W	rinish MOS inverters. UMOS logic	813.3.3-13.3.3
	-	ЛЛ	gales, NOR, NAND, complex gales.	
	/	IVI	6:00-10:00 AINI FINAI Exam	
			(Comprehensive – but will emphasize	
1	1	I	material since midterm)	