

# Simple Processor Design


## Multiple Cycle Implementation

Chapter 5.5  
EEC170 FQ 2005

Courtesy of Prof. Kent Wilken

### Multicycle Implementation

- One clock cycle for each step
  - shorter clock cycle
- Single memory unit, single ALU shared across cycles




### Multicycle Implementation

- Instructions that use more functional units (e.g., Load) take more cycles
- Instructions that use fewer units (e.g., Jump) take fewer cycles
- Maybe CPI x CCT will be lower


### Multicycle Implementation

- New latches hold intermediate results between clock cycles
  - IR and MDR get output of memory
  - A and B get output of Register File
  - ALUout gets output of ALU




### Multicycle Implementation: LW

- Instruction fetch




### Multicycle Implementation: LW

- Register read




## Multicycle Implementation: LW

- ♦ Address computation




## Multicycle Implementation: LW

- ♦ Memory read




## Multicycle Implementation: LW

- ♦ Register write




## Multi-Use ALU

- ♦ More ALU input selection because one ALU shared for:
  - R-type ALU ops, Branch condition
  - Address computation, I-type ALU ops
  - PC+4
  - Branch target




## Multi-Use ALU

- ♦ R-type ALU ops, Branch condition




## Multi-Use ALU

- ♦ Address computation, I-type ALU ops




## Multi-Use ALU

- PC+4




## Multi-Use ALU

- Branch target




## Multicycle Control Lines

- Control more complex than Single Cycle: must activate for given instruction during specific clock cycle




## Multicycle Control Lines


- Latches A, B, ALUOut and Memory Data register are latched every cycle, don't need control lines















## Complete Multi-Cycle Design











## Instruction Fetch











## Multicycle Clock Cycle Time

- ♦ **CCT determined by slowest functional unit:**
  - Register file: 50ps
  - ALU and adders: 100ps
  - **Memory: 200ps**

## Multicycle CPI

- **Cycles for each instruction class is:**
  - Load: 5
  - Store: 4
  - ALU Op: 4
  - Branch: 3
  - Jump: 3
- **SPECint2000 instruction mix**
  - Load: 25%
  - Store: 10%
  - ALU Op: 52%
  - Branch: 11%
  - Jump: 2%

## Multicycle CPI Computation


$$\begin{aligned}\text{CPI total} &= \sum \text{CPI}_i \times f_i = \\ 5 \times 0.25 &+ 4 \times 0.10 + 4 \times 0.52 + 3 \times 0.11 + 3 \times 0.02 = \\ 1.25 &+ 0.4 + 2.08 + 0.33 + 0.06 = 4.12\end{aligned}$$

## Multicycle Performance

- ♦ **Good news:**
  - $CCT = 200ps$ , 3x lower than single cycle design
  - Only one adder, one memory unit
- ♦ **Bad**
  - CPI is higher by 4x than single cycle design
  - Control unit is much more complex (see next lecture)
- ♦ **Average instruction execution time (IET) =**  
 $CPI \times CCT = 4.12 \times 200ps = 824ps$ 
  - Worse performance than single cycle at 600ps!


## Multicycle Control Unit

- Control line values are based on the instruction opcode and the cycle within that instruction
- Can be implemented as a **Moore state machine** where outputs are determined by internal state register




## Machine Next State

- Outputs depend on current state
- Next state depends on current state and inputs




## Machine State


- One state for each instruction cycle
- First two cycles is same for all instructions, states are shared




## Load States




## Store States




## R-Type States



## BEQ States




## Jump States



## State Assignment

- A number is assigned to each state
- Many assignments are possible,  $16!/6!$  for this machine
- Assignment usually made to minimize hardware cost
- Here assignment made to improve clarity



## Next State Table

- Next state function of opcode and current state

Current State	Opcode	Next State
0	xxxxxx	1
1	LW	2
1	SW	2
1	R-Type	6
1	BEQ	8
1	Jump	9
2	LW	3
2	SW	5
3	xxxxxx	4
4	xxxxxx	0
5	xxxxxx	0
6	xxxxxx	7
7	xxxxxx	0
8	xxxxxx	0
9	xxxxxx	0


## Next State Table in Binary







- Really four tables for  $NS_0$ ,  $NS_1$ ,  $NS_2$  and  $NS_3$







Current State	Opcode	Next State
0000	xxxxxx	0001
0001	100011	0010
0001	101011	0010
0001	000000	0110
0001	000100	1000
0001	000010	1001
0010	100011	0011
0010	101011	0101
0011	xxxxxx	0100
0100	xxxxxx	0000
0101	xxxxxx	0000
0110	xxxxxx	0111
0111	xxxxxx	0000
1000	xxxxxx	0000
1001	xxxxxx	0000

## Control Lines


- Control lines are dependent only on the state








## Control Lines for Jump



## PC Write Cycle Jump



## Truth Table for Control Lines

Outputs	Input Values S[3-0]									
	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001
PCWrite	1	0	0	0	0	0	0	0	0	1
PCWriteCond	0	0	0	0	0	0	0	0	1	0
forD	0	0	0	1	0	1	0	0	0	0
MemRead	1	0	0	1	0	0	0	0	0	0
MemWrite	0	0	0	0	0	1	0	0	0	0
IRWrite	1	0	0	0	0	0	0	0	0	0
MemtoReg	0	0	0	0	1	0	0	0	0	0
PCSource1	0	0	0	0	0	0	0	0	0	1
PCSource0	0	0	0	0	0	0	0	0	1	0
ALUOp1	0	0	0	0	0	0	1	0	0	0
ALUOp0	0	0	0	0	0	0	0	0	1	0
ALUSrcB1	0	1	1	0	0	0	0	0	0	0
ALUSrcB0	1	1	0	0	0	0	0	0	0	0
ALUSrcA	0	0	1	0	0	0	1	0	1	0
RegWrite	0	0	0	0	1	0	0	1	0	0
RegDst	0	0	0	0	0	0	0	1	0	0

## Exceptions

- ♦ An **exception** is an event that occurs within the processor which requires intervention from the OS
- ♦ An exception causes execution to change from current program to OS exception handler
- ♦ Example of exceptions include:
  - Address bounds violation
  - Arithmetic Overflow
  - Divide by Zero
  - Illegal opcode
  - Call to OS from user program

## Exception Handling

- ♦ An exception is much like a procedure call
  - Requires address of where exception occurred
    - So OS can return to program after exception handling, if appropriate
    - So exception handler can identify instruction causing exception for proper exception processing
  - Requires a parameter indicating what caused the exception
  - Address and parameter cannot be written to normal registers, otherwise current program state would be destroyed
    - Special exception registers are required

## Datapath Support for Exceptions

- ♦ All exceptions jump to a fixed, hard-wired address within OS: exception handler entry point
- ♦ Address of where exception occurred is stored in **exception program counter (EPC)**
  - Read by exception handler using special instruction
- ♦ Exception parameter is stored in **cause register**

