


Simple Processor Design Single Cycle Implementation

Chapter 5.1-5.4
EEC170 FQ 2005

“How to eat an elephant? One byte at a time”

Review: CPI



Review: Amdahl's Law (of Diminishing Returns)



$$S_{max} = \frac{1}{1 - (\% \text{ affected} / 100\%)} = \frac{1}{1 - (50/100)} = 2$$

Attributed to Gene Amdahl -- “Amdahl's Law”

How to Design a Simple Processor: steps

1. Analyze instruction set => datapath requirements
 - the meaning of each instruction is given by the register transfers
 - datapath must include storage element for ISA registers
 - possibly more
 - datapath must support each register transfer
2. Select set of datapath components
 - establish clocking methodology
3. Assemble datapath meeting the requirements
4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
5. Assemble the control logic

Review: R-Format Instructions

- ♦ Define “fields” of the following number of bits each: 6 + 5 + 5 + 5 + 5 + 6 = 32

6	5	5	5	5	6
---	---	---	---	---	---

- ♦ For simplicity, each field has a name:

opcode	rs	rt	rd	shamt	funct
--------	----	----	----	-------	-------

Review: I-Format Instructions

- ♦ Define “fields” of the following number of bits each:

6 bits	5 bits	5 bits	16 bits
--------	--------	--------	---------

- ♦ Each field has a name:

opcode	rs	rt	immediate
--------	----	----	-----------

- ♦ Key Concepts

- Keep opcode field identical to R-format and J-format for consistency.
- Can specify jumps and address displacement within (roughly) $\pm 2^{15}$ range.

Review: J-Format Instructions

- Define "fields" of the following number of bits each:

6 bits	26 bits
--------	---------
- As usual, each field has a name:

opcode	target address
--------	----------------
- Key Concepts
 - Keep `opcode` field identical to R-format and I-format for consistency.
 - Combine all other fields to make room for large target address.

7

J-Format Instructions (2/2)

- Summary:
 - New PC = { PC[31..28], target address, 00 }
- Understand where each part came from!
- Note: In Verilog, { , , } means concatenation
 - { 4 bits , 26 bits , 2 bits } = 32 bit address
 - { 1010, 11111111111111111111111111111111, 00 } = 1010111111111111111111111111111100

8

Instruction Path Components

- Requires three components

The diagram shows three main components in a sequence:

- Instruction Memory:** Receives an **Instruction Address** and outputs an **Instruction**.
- Program Counter (PC):** Receives the **Instruction** and outputs a value to the **Adder**.
- Adder:** Takes the PC value and another input (likely the instruction's target address) and outputs a **Sum**.

9

Instruction Path

- Increments to next word in instruction memory

This diagram shows the PC and Instruction Memory components from the previous slide in more detail. The **PC** block has a 4-bit output that goes to the **Instruction Address** input of the **Instruction Memory**. The **Instruction Memory** outputs an **Instruction**. The **Adder** block takes the 4-bit PC output and a 4-bit constant (likely 4) and outputs a 4-bit **Sum**. This **Sum** is then fed back into the **PC** block to increment the program counter.

10

Register File

- Thirty-two 32-bit registers
- Register specifiers from instruction fields `Rs`, `Rt` and `Rd`

The Register File block has:

- Read Specifiers:** Three 5-bit inputs labeled "Read register 1", "Read register 2", and "Write register".
- Write Specifier:** One 5-bit input labeled "Write register".
- Data In:** A 32-bit input labeled "Write Data".
- Data Out:** Two 32-bit outputs labeled "Read data 1" and "Read data 2".
- Control:** A "RegWrite" control signal and a "Clock" input.







11

Register File Read

This diagram shows the internal structure of the Register File. It features:

- Read Register 1:** Selected by the `Rs` register specifier (5 bits) to output `Read data 1` (32 bits).
- Read Register 2:** Selected by the `Rt` register specifier (5 bits) to output `Read data 2` (32 bits).
- Write Register:** Selected by the `Rd` register specifier (5 bits) to receive `Write Data` (32 bits).
- Control:** A `RegDest` signal and a `Clock` input.

12



Sign Extension 'Unit'

- Converts a 16-bit signed integer to a 32-bit signed integer to make ALU input uniform
 - Only need to replicate (fan out) MSB of 16-bit int

19

Data Memory Unit

- Separate memory units for Instructions and Data so they can be accessed during same cycle

20

Data Path for Load & Store

- ALU is used to compute $Address = Rs + offset$

21

Data Path for R-Type, Load & Store

- ALU B input and Reg Write Data are selected based on instruction type

22

Shift Left 2 'Unit'

- Not a barrel shifter as we saw in the ALU design, rather simply a shift of the wiring
 - Delete two MSBs (wires), insert two zero LSBs (wires)

23

Branch Computation


- Must compute $PC + 4 + \text{word offset}$ using dedicated Adder, Equal (Zero) using ALU

24

ALU Operation

- Four ALU Operation lines are used to encode our MIPS instruction subset

ALU Operation	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set less than
1100	NOR



25

ALU Operation Specification


- ALU Operation is based on ALUOp and Funct Field inputs

Instruction Opcode	ALUOp	Instruction Operation	Funct Field	ALU Action	ALU Operation
LW	00	load word	xxxxxx	add	0010
SW	00	store word	xxxxxx	add	0010
Branch Equal	01	branch equal	xxxxxx	subtract	0110
R-Type	10	add	100000	add	0010
R-Type	10	subtract	100010	subtract	0110
R-Type	10	AND	100100	and	0000
R-Type	10	OR	100101	or	0001
R-Type	10	set less than	101010	set less than	0111

26

Complete Data Path


- Allows R-type, I-type, LW/SW and Branch



27

Main Control Unit

- Control unit takes opcode as input, produces control lines as output



28

Control Unit Specification

- Opcode in, various control lines out







Instr	Reg Dst	ALU Src	Memto Reg	Reg Write	Mem Read	Mem Write	Branch	ALUOp1	ALUOp2
R-Type	1	0	0	1	0	0	0	1	0
LW	0	1	1	1	1	0	0	0	0
SW	X	1	X	0	0	1	0	0	0
BEQ	X	0	X	0	0	0	1	0	1







29

Announcements!


- HW #3 is online
 - Due Friday November 4th at 5pm.
- 30-45 min Quiz
 - On Monday
 - yes, this coming Monday, i.e., 10/31
 - Chapter 1, 2 and 3.
 - You have finished homework on these chapters by Monday => should be straight forward.
- Midterm
 - In two weeks (wed 11/9)
 - Chapters 1-5

30






Load Phase 4: Memory Read




43

Load Phase 5: Reg Write




44

Store Phase 1: Fetch




45

Store Phase 2: Reg Read




46

Store Phase 3: ALU Add




47

Store Phase 4: Memory Store




48

Branch Phase 1: Fetch




49

Branch Phase 2: Reg Read




50

Branch Phase 3: ALU Subtract




51

Branch Phase 4: PC Write




52

Jump Phase 1: Fetch





53

Jump Phase 2: Decode



54



Single-Cycle Performance

- By nature of design CPI = 1
- CCT is determined by the longest instruction, Load, which uses all execution units

Instruction Class	Functional Units used by instruction class				
R-type	I Fetch	Reg Read	ALU	Reg Write	
Load	I Fetch	Reg Read	ALU	Mem Read	Reg Write
Store	I Fetch	Reg Read	ALU	Mem Write	
Branch	I Fetch	Reg Read	ALU		
Jump	I Fetch				

57

Functional Units Timing

- Example timing for functional units
 - Register file: 50ps
 - ALU and adders: 100ps
 - Memory: 200ps

58

Clock Cycle Time

- Clock cycle time is determined by Load instruction

Instruction Class	IFetch	Reg Read	ALU	Memory Access	Reg Write	Total
R-type	200ps	50ps	100ps		50ps	400ps
Load	200ps	50ps	100ps	200ps	50ps	600ps
Store	200ps	50ps	100ps	200ps		550ps
Branch	200ps	50ps	100ps			350ps
Jump	200ps					200ps

59

Single Cycle Design Summary

- Good news: CPI = 1 is excellent
- Bad news:
 - CCT = 600ps is poor
 - Redundant hardware
 - Multiple adders
 - Two memory units
- Figure of merit: average instruction execution time (IET) = CPI x CCT = 1 x 600ps = 600ps
- Can we do better? Next attempt Multicycle design

60