EEC170 Computer Architecture

Lecture 3 Design Process

October 12, 2005 Soheil Ghiasi Electrical and Computer Engineering University of California, Davis

Recap: Salient features of MIPS I

• 32-bit fixed format inst (3 formats)

- 32 32-bit GPR (R0 contains zero) and 32 FP registers (and HI LO)

 partitioned by software convention
- 3-address, reg-reg arithmetic instr.
- Single address mode for load/store: base+displacement - no indirection, scaled
- 16-bit immediate plus LUI
- Simple branch conditions
 - compare against zero or two registers for =,≠
 - no integer condition codes

Delayed branch

- execute instruction after a branch (or jump) even if the
- branch is taken (Compiler can fill a delayed branch with useful work about
- 50% of the time)

Now what?

- We have a description (contract) of what we need to build
 - MIPS ISA
 - Software writers will give us programs in this form (MIPS machine code)
- * Need to design the hardware to fulfill the contract
- Top down design, bottom up construction
- ✤ Questions:
 - * What are the basic components that we are given?
 - What are the basic components needed to make a microprocessor?

The Design Process

"To Design Is To Represent"

- Design activity yields description/representation of an object
- Traditional craftsman does not distinguish between the conceptualization and the artifact
- -- Separation comes about because of complexity
- -- The concept is captured in one or more representation languages
- -- This process IS design

Design Begins With Requirements

- -- Functional Capabilities: what it will do
- -- Performance Characteristics: Speed, Power, Area, Cost, ...































Problem: Design a "fast" ALU for the MIPS ISA

- *Requirements?
- Must support the MIPS ISA Arithmetic / Logic operations
- Tradeoffs of cost and speed based on frequency of occurrence, hardware budget

MIPS ALU requirements

Add, AddU, Sub, SubU, AddI, AddIU
*=> 2's complement adder/sub with overflow detection

And, Or, AndI, OrI, Xor, Xori, Nor
> Logical AND, logical OR, XOR, nor

SLTI, SLTIU (set less than) \$\Rightarrow => 2's complement adder with inverter, check sign bit of result

Additional MIPS ALU requirements

Mult, MultU, Div, DivU (coming soon)
=> Need 32-bit multiply and divide,
signed and unsigned

SII, Srl, Sra (coming soon)
> Need left shift, right shift, right shift arithmetic by 0 to 31 bits

R-type:	31 이	2 p	Rs	20 Rt	15 F	Rd		5 fund	0 xt		
-Type:	O	p	Rs	Rt	T	Imm	ned 1	16			
Туре	ор	funct	٦	Туре	op	funct	1 [Туре	op	funct	
ADDI	10	xx		ADD	00	40			00	50	
ADDIU	11	xx		ADDU	00	41			00	51	
SLTI	12	xx		SUB	00	42		SLT	00	52	
SLTIU	13	xx		SUBU	00	43		SLTU	00	53	
ANDI	14	xx		AND	00	44					
ORI	15	xx		OR	00	45	'				
XORI	16	xx		XOR	00	46					
1.01	17	xx		NOR	00	47					

Design Trick: divide & conquer *Break the problem into simpler problems, solve them and glue together the solution Example: assume that immediates have been taken care of before the ALU 00 add *Now we only have to worry 01 addU about 10 operations 02 sub . . 03 subU

• Deal with others later		
· Dear while others fater	04	and
(or someone else's problem)	05	or
	06	xor
	07	nor
	12	slt
	13	sltU





Conclusion

Critical Path is longest among N parallel paths

•Setup Time and Hold Time determine how long Input must be stable before and after trigger clock edge

*An Overview of the Design Process

- *Design is an iterative process, multiple approaches to get started
- *Do NOT wait until you know everything before you start