

EEC 118: Solutions to Homework #3

Problem 1.1 Sizing

Solve for $\frac{W_n}{W_p}$, given $V_M = V_{in} = V_{out} = 2.2\text{ V}$ and $t_r = 5\text{ ns}$

Since $V_{DD} = 5\text{ V}$, and assuming $V_{OH} = 5\text{ V}$ and $V_{OL} = 0\text{ V}$, $V_{10\%} = 0.5\text{ V}$ and $V_{90\%} = 4.5\text{ V}$

$$I_{avg} = \frac{1}{2} [I(V_{in} \nearrow V_{OL}, V_{out} = 0.5\text{ V}) + I(V_{in} \nearrow V_{OL}, V_{out} = 4.5\text{ V})]$$

$$|V_{DS}| > |V_{GS}| - |V_{th}|? \\ 4.5 > 5 - 1$$

Saturation for PMOS

$$|V_{DS}| > |V_{GS}| - |V_{th}|? \\ 0.5 > 5 - 1$$

linear for PMOS

$$I_{avg} = \frac{1}{2} \left[\frac{1}{2} k_p (V_{GS} - V_{T,P})^2 + \frac{1}{2} k_p [2(V_{GS} - V_{T,P})V_{DS} - V_{DS}^2] \right] \\ = \frac{1}{4} k_p [16 + 2(-5 + 1)(-0.5) - (-0.5)^2] = \frac{W_p}{L_p} \times 98.75\ \mu\text{A}$$

$$\tau_{rise} = \frac{C \cdot \Delta V}{I_{avg}} \quad \rightarrow \quad 5\text{E} - 9 = \frac{2\text{E} - 12\ \text{F} \cdot 4}{\frac{W_p}{L_p} \times 98.75\ \mu\text{A}} \quad \rightarrow \quad \boxed{W_p \cong 16.2\ \mu\text{m}}$$

$$V_M = \frac{V_{T,n} + \sqrt{\frac{1}{k_R}(V_{DD} + V_{T,p})}}{(1 + \sqrt{1/k_R})} \quad \rightarrow \quad 2.2 = \frac{0.8 + \sqrt{\frac{1}{k_R}(5 - 1)}}{(1 + \sqrt{1/k_R})} \quad \rightarrow \quad k_R = 1.65$$

$$k_R = \frac{k_n}{k_p} = \frac{\mu_n C_{ox} W_n}{\mu_p C_{ox} W_p} \text{ assuming minimum lengths} \quad \rightarrow \quad 1.65 = \frac{5}{2} \frac{W_n}{16.2} \quad \rightarrow \quad \boxed{W_n = 10.69\ \mu\text{m}}$$

Problem 1.2 Delay

$$\tau_{pd} = ? \quad \tau_{pd} = \frac{\tau_{PHL} + \tau_{PLH}}{2}$$

From lecture #5, $\tau_{PHL} = \frac{C_{load}}{k_n(V_{DD} - V_{T,n})} \left[\frac{2V_{T,n}}{V_{DD} - V_{T,n}} + \ln \left(\frac{4(V_{DD} - V_{T,n})}{V_{DD}} - 1 \right) \right]$

$$\tau_{PLH} = \frac{C_{load}}{k_p(V_{DD} - |V_{T,p}|)} \left[\frac{2|V_{T,p}|}{V_{DD} - |V_{T,p}|} + \ln \left(\frac{4(V_{DD} - |V_{T,p}|)}{V_{DD}} - 1 \right) \right]$$

$$\tau_{PHL} = \frac{2\text{E} - 12}{50 \cdot 10^{-6} \cdot 10.69 \cdot 4.2} \left[\frac{1.6}{4.2} + \ln \left(\frac{4 \cdot 4.2}{5} - 1 \right) \right] = 1.104\ \text{ns}$$

$$\tau_{PLH} = \frac{2\text{E} - 12}{20 \cdot 10^{-6} \cdot 16.2 \cdot 4} \left[\frac{2}{4} + \ln \left(\frac{4 \cdot 4}{5} - 1 \right) \right] = 1.988\ \text{ns} \quad \tau_{pd} = \frac{1.104 + 1.988}{2} = 1.546\ \text{ns}$$

Problem 1.3

If V_{DD} decreases from 5 V to 3.3 V, then

τ_p will increase.

V_M will decrease.

$$V_M \approx 1.42 \text{ V}$$

$$\tau_{PLH} \approx 3.898 \text{ ns}$$

$$\tau_{PHL} \approx 2.038 \text{ ns}$$

$$\tau_{pd} \approx 2.965 \text{ ns}$$

In the equations above we see that V_M and τ_{pd} depend on V_{DD} . Obviously, V_M will decrease because it scales with the supply voltage. Conceptually, τ_{pd} increases because although ΔV is smaller, the average current is a lot less. Remember, $\tau = (C * \Delta V) / I_{avg}$.

Problem 2.1 Sizing

$$\tau_{PHL} < 0.825 \text{ ns} \quad C_{out} = 500 \text{ fF} + C_{db,n} + C_{db,p}$$

$$C_{db,n} = (100 + 9W_n) \text{ fF}$$

$$C_{db,p} = (80 + 7W_p) \text{ fF}$$

$$0.825 \text{ E } -9 = \frac{C_{out}}{(W_n/L_n) * 50 * 10^{-6} * 4.2} * 1.239 \quad \rightarrow \quad \frac{C_{out}}{W_n} = 1.398 \text{E} -13$$

$$(680 + 9W_n + 7W_p) * 10^{-15} = W_n * 1.398 * 10^{-13} \quad \rightarrow \quad 680 + 9W_n + 7W_p = 139.8W_n$$

$$V_M = 2.4 = \frac{0.8 + \sqrt{\frac{1}{k_R}(5-1)}}{1 + \sqrt{1/k_R}} \quad \rightarrow \quad k_R = 1 \quad \rightarrow \quad \frac{W_n}{W_p} = \frac{2}{5} \quad \rightarrow \quad W_p = \frac{5}{2} * W_n \quad \left. \vphantom{\frac{W_n}{W_p} = \frac{2}{5}} \right\} \text{ Plug into above equation}$$

$$680 + 9W_n + \frac{35}{2}W_n = 139.8W_n \quad \rightarrow \quad W_n = 6 \text{ (assume in microns in problem)}$$

$$W_p = 15 \text{ } \mu\text{m}$$

Problem 2.2 Rise and Fall Times

There are many ways to calculate and approximate the inverter delay as well as different metrics as seen in class. Here, we use the first order approximation.

$$\tau_{rise} = \frac{C \cdot \Delta V}{I_{avg1}} = \frac{250 \cdot 10^{-15} \cdot 4}{I_{avg1}} \quad \tau_{fall} = \frac{C \cdot \Delta V}{I_{avg2}} = \frac{250 \cdot 10^{-15} \cdot 4}{I_{avg2}}$$

$$I_{avg1} = \frac{1}{2} \left[\frac{1}{2} k_p (V_{GS} - V_{T,p})^2 + \frac{1}{2} k_p [2(V_{GS} - V_{T,p})V_{DSp} - V_{DSp}^2] \right] = 1.481 \text{ mA}$$

$$\tau_{rise} = \frac{250 \cdot 10^{-15} \cdot 4}{1.481 \cdot 10^{-3}} = \boxed{0.675 \text{ ns}}$$

$$I_{avg2} = \frac{1}{2} \left[\frac{1}{2} k_n (V_{GS} - V_{T,n})^2 + \frac{1}{2} k_p [2(V_{GS} - V_{T,n})V_{DSn} - V_{DSn}^2] \right] = 1.619 \text{ mA}$$

$$V_{out} = 0.5$$

$$\tau_{fall} = \boxed{0.618 \text{ ns}}$$

Problem 3.1 Rise and Fall Times

(1) Exact Method (differential equations)

$$\tau_{fall} \quad C \frac{dV_{out}}{dt} = -\frac{1}{2} k_n (V_{in} - V_{T,n})^2$$

nMOS in saturation for $4 \text{ V} \leq V_{out} \leq 4.5 \text{ V}$

$$\frac{dV_{out}}{dt} = -2.4 \cdot 10^9 \text{ V/s}$$

$$\int_{t=0}^{t=t_{sat}} dt = -\frac{1}{2.4 \cdot 10^9} \int_{V_{out}=4.5}^4 dV_{out}$$

$$t_{sat} = \frac{0.5}{2.4 \cdot 10^9} = 0.2083 \text{ ns}$$

nMOS in linear region for $0.5 \leq V_{out} \leq 4 \text{ V}$

$$C \frac{dV_{out}}{dt} = -\frac{1}{2} k_n [2(V_{in} - V_{T,n})V_{out} - V_{out}^2]$$

$$\int_{t=t_{sat}}^{t=t_{delay}} dt = -6.6 \cdot 10^{-9} \int_4^{0.5} \frac{dV_{out}}{8V_{out} - V_{out}^2}$$

$$t_{delay} - t_{sat} = 2.23 \text{ ns}$$

$$\tau_{fall} = \boxed{2.23 + 0.2083 = 2.4383 \text{ ns}}$$

$$\tau_{rise} \quad C \frac{dV_{out}}{dt} = \frac{1}{2} k_p (V_{in} - V_{DD} - V_{T,p})^2$$

pMOS in sat'n for $0.5 \text{ V} \leq V_{out} \leq 1.2 \text{ V}$

$$\frac{dV_{out}}{dt} = -2.406 \cdot 10^9 \text{ V/s}$$

$$\int_{t=0}^{t=t_{sat}} dt = -\frac{1}{2.406 \cdot 10^9} \int_{V_{out}=0.5}^{1.2} dV_{out}$$

$$t_{sat} = \frac{0.7}{2.406 \cdot 10^9} = 0.2908 \text{ ns}$$

pMOS linear for $1.2 \text{ V} \leq V_{out} \leq 4.5 \text{ V}$

$$C \frac{dV_{out}}{dt} = -\frac{1}{2} k_p [2(V_{GS} - V_{T,p})V_{DS} - V_{DS}^2]$$

$$\int_{t=t_{sat}}^{t=t_{delay}} dt = 5.9 \cdot 10^{-9} \int_{1.2}^{4.5} \frac{dV_{out}}{38 - 7.6V_{out} - (5 - V_{out})^2}$$

$$t_{delay} - t_{sat} = 2.059 \text{ ns}$$

$$\tau_{rise} = \boxed{2.059 + 0.2908 = 2.3498 \text{ ns}}$$

(2) Approximate method (average current)

$$\tau_{fall} = \frac{C\Delta V}{I_{avg}} = \frac{1.5 \cdot 10^{-12} \cdot 4}{I_{avg}}$$

$$\tau_{rise} = \frac{C\Delta V}{I_{avg}} = \frac{1.5 \cdot 10^{-12} \cdot 4}{I_{avg}}$$

$$I_{avg} = \frac{1}{2} \left[k_n (V_{in} - V_{T,n})^2 + \frac{1}{2} k_n [2(V_{in} - V_{T,n})V_{out} - V_{out}^2] \right] = 2.2 \text{ mA}$$

$$\tau_{fall} = 2.7 \text{ ns}$$

$$I_{avg} = \frac{1}{2} \left[k_p (V_{in} - V_{DD} - V_{T,p})^2 + \frac{1}{2} k_p [2(V_{in} - V_{DD} - V_{T,p})V_{DS,p} - V_{DS,p}^2] \right] = 2.248 \text{ mA}$$

$$\tau_{rise} = 2.668 \text{ ns}$$


Problem 3.2 Frequency

$$f = \frac{1}{2\tau_{pd}} \rightarrow \tau_{pd} = \tau_{PHL} + \tau_{PLH}$$

$$\tau_{PHL} = \frac{1.5 \cdot 10^{-12}}{45 \cdot 10^{-6} \cdot 10 \cdot (5-1)} \left[\frac{2}{4} + \ln \left(\frac{4 \cdot 4}{5} - 1 \right) \right] = 1.07 \text{ ns}$$

$$\tau_{PLH} = \frac{1.5 \cdot 10^{-12}}{25 \cdot 10^{-6} \cdot 20 \cdot 3.8} \left[\frac{2.4}{3.8} + \ln \left(\frac{4 \cdot 3.8}{5} - 1 \right) \right] = 2.11 \text{ ns}$$

$$\tau_{pd} = 3.18 \text{ ns} \quad \boxed{f = \frac{1}{6.36 \cdot 10^{-9}} \cong 157 \text{ MHz}}$$



τ_{PHL} only spans from $V_{DD} - V_{T,n}$ to $\frac{V_{DD}}{2}$, but the problem asks for the full logic swing. Thus,

$$f = \frac{1}{\tau_{rise} + \tau_{fall}} = \frac{1}{2(\tau_{PHL} + \tau_{PLH})}$$

Problem 3.3 Power

$$Power = C_{load} \cdot V_{DD}^2 \cdot f = 1.5 \cdot 10^{-12} \cdot 5^2 \cdot 157 \cdot 10^6 \cong \boxed{5.91 \text{ mW}}$$

Problem 3.4 Redesign


$$\tau_{PHL} = \frac{m}{\frac{W_n}{L_n}} \rightarrow 0.75\tau_{PHL} = 0.75 \frac{m}{\frac{W_n}{L_n}} \rightarrow 0.75\tau_{PHL} = \frac{m}{\frac{W_n \cdot 1}{L_n \cdot 0.75}}$$

$$\text{This means } \left(\frac{W_n}{L_n} \right)_{new} = \frac{10}{0.75} = \boxed{13.3}$$

$$\text{And same for } \left(\frac{W_p}{L_p} \right) \rightarrow \left(\frac{W_p}{L_p} \right)_{new} = \frac{20}{0.75} = \boxed{26.6}$$

V_M doesn't change because K_R doesn't

Problem 4.1 Sizing



$$V_M = V_{in} = V_{out} = 1.4 \text{ V}$$

$$\text{PMOS } |V_{DS}| = 1.9 \text{ V} \quad |V_{DS}| > |V_{GS} - V_{T0}| ?$$

$$|V_{GS}| = 3.3 \text{ V} \quad 1.9 \ngtr 2.6, \therefore \text{linear}$$

$$|V_{T0}| = 0.7 \text{ V}$$

$$\text{NMOS } V_{DS} = 1.4 \quad V_{DS} > |V_{GS} - V_{T0}| \text{ saturation}$$

$$V_{GS} = 1.4$$

$$I_{DN} = \frac{\mu_n C_{ox} W_n}{2} (1.4 - 0.6)^2 \quad I_{DP} = \frac{\mu_p C_{ox} W_p}{2} [2(3.3 - 0.7)|1.9| - 1.9^2]$$

$$I_{DN} = I_{DP}, \quad \boxed{\frac{W_n}{W_p} = 4.08} \quad \text{It is 4.38 times bigger than } \frac{W_n}{W_p}. \text{ We need a bigger NMOS here.}$$

Problem 4.2 Noise Margins

V_{OH} $V_{in} = 0 \rightarrow$ NMOS in cut-off,

$V_{GS,p} > V_{T0,p}$ conducts but no current then there is no voltage drop at

$$V_{DS,p} \rightarrow V_{out} = \underline{V_{OH} = 3.3 \text{ V}}$$

V_{OL} assume $V_{in} = V_{OH} = V_{DD} = 3.3 \text{ V}$, then NMOS is linear bc $V_{DS,n} < (V_{GS,n} - V_{T0,n})$

PMOS is in saturation

$$\text{Then } I_{DN} = \frac{\mu_n C_{ox} W_n}{2} [2(3.3 - 0.6)V_{OL} - V_{OL}^2] \text{ and } I_{DP} = \frac{\mu_p C_{ox} W_p}{2} (|-3.3| - |-0.7|)^2$$

$$I_{DN} = I_{DP} \rightarrow V_{OL}^2 - 5.4V_{OL} + 0.69 = 0 \quad \underline{V_{OL} = 0.13 \text{ V}}$$

V_{IL} $V_{in} = V_{IL}$ then NMOS $\rightarrow V_{DS} > (V_{GS} - V_{t0})$ saturation

PMOS \rightarrow linear region

$$\frac{\mu_n C_{ox} W_n}{2} (V_{IL} - 0.6)^2 = \frac{\mu_p C_{ox} W_p}{2} [2(3.3 - |-0.7|)(V_{out} - 3.3) - (V_{out} - 3.3)^2]$$

$$\frac{60}{25} \frac{W_n}{W_p} (V_{IL} - 0.6)^2 = -5.2(V_{out} - 3.3) - (V_{out} - 3.3)^2 \quad \leftarrow$$

$$9.79[2(V_{IL} - 0.6)] = -5.2 \left(\frac{\partial V_{out}}{\partial V_{in}} \right)^{-1} - 2 \left(\frac{\partial V_{out}}{\partial V_{in}} \right)^{-1} (V_{out} - 3.3), \quad \underline{V_{out} = 9.79V_{IL} - 5.175}$$

$$9.79(V_{IL} - 0.6)^2 = -5.2(9.79V_{IL} - 5.175 - 3.3) - (9.79V_{IL} - 5.175 - 3.3)^2$$

$$105.63V_{IL}^2 - 126.78V_{IL} + 31.28 = 0 \quad \underline{V_{IL} = 0.85 \text{ V}}$$

V_{IH} $V_{in}=V_{IH}$ then NMOS $\rightarrow V_{DS} > V_{GS} - V_t$ linear

PMOS $\rightarrow V_{DS} > V_{GS} - V_t$ saturation

$$\frac{\mu_n C_{ox} W_n}{2 L} [2(V_{IH} - 0.6)V_{out} - V_{out}^2] = \frac{\mu_p C_{ox} W_p}{2 L} (3.3 - 0.7)^2$$

$$2(V_{IH} - 0.6)V_{out} - V_{out}^2 = \frac{25}{60} \frac{1}{4.08} 6.76$$

$$2V_{out} + 2(V_{IH} - 0.6) \left(\frac{\partial V_{out}}{\partial V_{in}} \right)^{-1} - 2V_{out} \left(\frac{\partial V_{out}}{\partial V_{in}} \right)^{-1} = 0 \quad V_{out} = 0.5V_{IH} - 0.3$$

$$2(V_{IH} - 0.6)(0.5V_{IH} - 0.3) - (0.5V_{IH} - 0.3)^2 = 0.69$$

$$0.75V_{IH}^2 - 0.9V_{IH} - 0.42 = 0 \quad \underline{V_{IH} = 1.56 \text{ V}}$$

$$\boxed{NM_L = V_{IL} - V_{OL} = 0.72 \text{ V}}$$

$$\boxed{NM_H = V_{OH} - V_{IH} = 1.74 \text{ V}}$$

Problem 4.3 Overdrive

Want $V_{OL}=0.6\text{V}$ PMOS: $V_{GS} = -3.3 \text{ V}, V_{DS} = -2.7 \text{ V} < V_{GS} - V_{T0} \rightarrow$ saturation

NMOS: $V_{DS} = V_{OL} = 0.6 \text{ V}$ assume linear

$$I_{D,N} = I_{D,P} \quad \frac{\mu_n C_{ox}}{2} \left(\frac{W}{L} \right)_n [2(V_{in} - V_{T,n})V_{OL} - V_{OL}^2] = \frac{\mu_p C_{ox}}{2} [V_{GS} - V_{T0,p}]^2$$

$$\frac{60 \mu\text{A}/\text{V}^2}{2} (8) [2(V_{in} - 0.6 \text{ V})(0.6 \text{ V}) - 0.6^2] = \frac{25 \mu\text{A}/\text{V}^2}{2} (12) [-3.3 + 0.7]^2$$

$$\boxed{V_{in} = 4.42 \text{ V}}$$

$$V_{GS} = V_{in}, \quad 4.42 \text{ V} - 0.6 \text{ V} = 3.82 \text{ V} > V_{DS} \quad \text{yes, linear}$$

Problem 5.1 Function

The highest voltage V_{out} can reach before NMOS cuts off is

$$\boxed{V_{DD} - V_{T,n} = V_{OH}}$$

The lowest voltage V_{out} can reach before PMOS cuts off is $0 \text{ V} - V_{T,p} \rightarrow$

$$\boxed{V_{OL} = |V_{T,p}|}$$






Figure 2: Circuit X.



Win	Vout
0	0
1	1



Problem 5.2 Switching Threshold

There is not enough information to calculate exactly, so make some plausible assumptions:

Assume $k_R = 1$ (just like ideal CMOS inverter)

$V_{T,n} = |V_{T,p}|$ (symmetric device thresholds)

$V_{DD} > V_{T,n} + |V_{T,p}|$ (devices both on at same time under some Vin condntions)


Under these assumptions, the device currents for both NMOS and PMOS are equal for equal V_{GS} ($V_{GS,n} = V_{GS,p}$).

Since $V_{TH} = V_{in} = V_{out} \rightarrow V_{GS,p} = V_{GS,n} = 0 \rightarrow$ NMOS, PMOS both in cutoff $I_{Dn,p} = 0$

However, they have finite impedance due to subthreshold conduction; these will be equal, therefore:

$$V_M = V_{DD}/2$$

Graphical solution:



Three points where VTC meets $V_{in}=V_{out}$ line. Two of those points are where $V_{out}=V_{OL}$ and $V_{out}=V_{OH} \rightarrow$ circuit is not switching. Therefore, $V_M=V_{DD}/2$

Problem 5.3 Switching Threshold

Suppose the input can swing between 0 V and V_{DD} :

$$\Delta V_{in} = V_{DD} - 0 \text{ V} = V_{DD}$$

The output can only swing from

$$\Delta V_{out} = V_{OH} - V_{OL} = V_{DD} - V_{T,n} - |V_{T,p}| < \Delta V_{in}$$

Problem 5.4 Discussion

Normally, we want logic gate output swings to be larger than input swings (this is called level restoration) so that input noise affects the output less. Therefore, this buffer is not suitable as a logic gate since $\Delta V_{out} < \Delta V_{in}$.