

# EEC 118 Spring 2011 Lab #4 Part 1: Simulating D Flip-Flops

Dept. of Electrical and Computer Engineering  
University of California, Davis

April 18, 2011

**Reading:** Rabaey 7.1-7.3 [1].

**Reference:** Kang and Leblebici Chapters 4, 5, and 8 [2].

## I OBJECTIVE

The objective of this lab is to use Cadence and your design library (inverters, logic gates, etc. from Lab 3) to build and simulate CMOS circuits for sequential elements.

## II PRELAB

There is no prelab for this lab (basically, Lab 3 was the prelab).

## III MODIFIED VTC

**Part 1 (20 points)** Simulate the Voltage Transfer Characteristic for modified inverters you design based on the previous lab, using a DC (slow) sweep analysis for  $v_{in}$ , the inverter input voltage. Resize the transistors in the inverter you designed in Lab 3 Part 1 to achieve  $V_M = 0.4V_{DD}$  and  $V_M = 0.6V_{DD}$ . Record the device  $W/L$  ratios for your lab report. Turn in a plot of the two additional VTCs from your simulation, with  $V_M$  labeled.

## IV DYNAMIC MOS FLIP-FLOP

**Part 2 (10 points)** The dynamic D Flip-Flop configuration shown in Figure 1 is often used in high speed digital circuits to store data. Implement the circuit in Cadence using the inverter with  $V_M = V_{DD}/2$  designed previously in Lab 3. Create a cell called `pDFF_dyn` with a schematic view and a symbol view. Use the 180nm transistors from Lab 3,  $V_{DD} = 1.8V$ , and  $C_0 = C_1 = 1.5$  fF for the capacitors. Try to minimize the total area of the transmission gate transistors in your implementation.



- [2] S.-M. Kang and Y. Leblebici, *CMOS Digital Integrated Circuits: Analysis and Design*, 3rd ed. San Francisco: McGraw-Hill, Inc., 2003.