

Quiz #3


EEC118

Spring 2010

Name: Solutions

Lab Section: _____

Problem 1 (3 points) For the array arithmetic circuit below, circle the longest delay(s) (critical paths) from inputs to outputs. What is the worst case delay?



$$1 + 2 + 3 + 2 = \boxed{8 \text{ ns}} \quad (1 \text{ pt.})$$


Problem 2 (2 points) Suppose the circuit above is pipelined using positive edge-triggered flip-flops with the following parameters: $t_{\text{clk-Q}} = 0.6 \text{ ns}$, $t_{\text{setup}} = 0.4 \text{ ns}$, and $t_{\text{hold}} = 0.2 \text{ ns}$. What is the fastest clock frequency which can be achieved using pipelining?

$$T_{\min} = t_{\text{clk-Q}} + t_{\text{pd}} + t_{\text{setup}} \Rightarrow T_{\min} = 0.6 \text{ ns} + 3 \text{ ns} + 0.4 \text{ ns} = 4 \text{ ns}$$

$\rightarrow 3 \text{ ns}$
Smallest increment

$$f_{\max} = \boxed{250 \text{ MHz}}$$

Problem 3 (5 points) For the circuit below, assume: $V_{DD} = 3 \text{ V}$, $V_{T,n} = 1 \text{ V}$, $V_{T,p} = -1 \text{ V}$, $\mu_p C_{ox} = (1/2) \times 10^{-4} \text{ A/V}^2$, $\mu_n C_{ox} = 2 \times 10^{-4} \text{ A/V}^2$, $\lambda = 0$. What logic function does the circuit implement? What is V_{OL} for the circuit? State any reasonable assumptions you make.



NAND

V_{OL} : PMOS sat, NMOS linear

$$\frac{\mu_p C_{ox}}{2} \left(\frac{W}{L}\right)_p (V_{GS,p} - V_{T,p})^2 = \frac{\mu_n C_{ox}}{2} \left(\frac{W}{L}\right)_n [2(V_{GS,n} - V_{T,n})V_{DS,n} - V_{DS,n}^2]$$

$$\frac{1}{2} \left(\frac{1}{2} \times 10^{-4} \frac{\text{A}}{\text{V}^2}\right) \left(\frac{1}{6}\right) (-3 \text{ V} + 1 \text{ V})^2 = \frac{2 \times 10^{-4} \text{ A/V}^2}{2} \left(\frac{6}{2}\right) [2(3 \text{ V} - 1 \text{ V})V_{OL} - V_{OL}^2]$$

$$5.56 \times 10^{-2} = 4V_{OL} - V_{OL}^2 \Rightarrow V_{OL}^2 - 4V_{OL} + 5.56 \times 10^{-2} = 0$$

$$\boxed{V_{OL} = 0.0139 \text{ V}}$$