
Name: Solutions Lab Section:

Problem 1 (5 points) Design a four-input static CMOS logic gate which implements the Boolean expression $F = \overline{(A+B+C) \bullet (D)}$. Clearly label all inputs, outputs, and power supply connections. You do not have to pick sizes for the transistors.




Other solutions possible...

PUN (2pts.)

PDN (2pts.)

Supplies (1pt.)

Problem 2 (5 points) Suppose a step input is applied at time t=0 to the loaded inverter with dimensions and initial conditions as shown below. Given for all transistors: $V_{T,p} = -1 \text{ V}$, $\mu_p C_{ox} = (1/5) \times 10^{-3} \text{ A/V}^2$, $\lambda_p = 0.1 \text{ V}^{-1}$, $V_{T,n} = 1 \text{ V}$, $\mu_n C_{ox} = (1/2) \times 10^{-3} \text{ A/V}^2$, $\lambda_n = 0$. What is the current I_L immediately after the step is applied?



NMOS: cutoff (2pt.)

PMOS: $V_{GS} = -0.5V - 5V = -5.5V < -1V$ $V_{DS} = 0V - 5V = -5V$ $V_{DS} = 0V - 5V = -5V$ $V_{DS} = 0V - 5V = -5V < -4.5V$ $V_{DS} = 0V - 5V = -5V < -4.5V < -4.5V$ $V_{DS} = 0V - 5V = -5V < -4.5V < -4.5V < -5.5V + 1V < -5.5V < -5.5V + 1V < -5.5V < -5.5V < -5.5V + 1V < -5.5V < -5.$

$$I_{L} = \underbrace{\frac{M_{p} C_{ox}}{2}}_{2} \left(\frac{W}{L}\right)_{p} \left(V_{GS,p} - V_{T,p}\right)^{2} \left(1 + \lambda_{p} V_{DS,p}\right) \quad (1p^{+})$$

$$= \underbrace{\left(\frac{1}{8} mA/v^{2}\right)}_{2} \left(\frac{8}{1}\right) \left(-5.5 + 1 V\right)^{2} \left(1 + 0.1(5V)\right) \left(1p^{+}\right)$$

$$= \underbrace{\left(\frac{1}{8} mA/v^{2}\right)}_{2} \left(\frac{8}{1}\right) \left(-5.5 + 1 V\right)^{2} \left(1 + 0.1(5V)\right) \quad (1p^{+})$$