


## Quiz #2

EEEC118

Spring 2010

Name: Solutions Lab Section: \_\_\_\_\_

**Problem 1 (5 points)** Design a four-input static CMOS logic gate which implements the Boolean expression  $F = \overline{(A + B + C)} \cdot (D)$ . Clearly label all inputs, outputs, and power supply connections. You do not have to pick sizes for the transistors.




Other solutions possible...

PUN (2pts.)

PDN (2pts.)

Supplies (1pt.)

**Problem 2 (5 points)** Suppose a step input is applied at time  $t=0$  to the loaded inverter with dimensions and initial conditions as shown below. Given for all transistors:  $V_{T,p} = -1$  V,  $\mu_p C_{ox} = (1/5) \times 10^{-3}$  A/V<sup>2</sup>,  $\lambda_p = 0.1$  V<sup>-1</sup>,  $V_{T,n} = 1$  V,  $\mu_n C_{ox} = (1/2) \times 10^{-3}$  A/V<sup>2</sup>,  $\lambda_n = 0$ . What is the current  $I_L$  immediately after the step is applied?



NMOS: cutoff (2pts.)

PMOS:  $V_{GS} = -0.5V - 5V = -5.5V < -1V$

$V_{DS} = 0V - 5V = -5V$

$V_{DS} < V_{GS} - V_{T,p}$  since  $-5V < -4.5V$   
( $-5.5V + 1V$ )

sat (1pt.)

$I_L = I_{DS,p}$

$$\begin{aligned}
 I_L &= \frac{\mu_p C_{ox}}{2} \left(\frac{W}{L}\right)_p (V_{GS,p} - V_{T,p})^2 (1 + \lambda_p V_{DS,p}) \quad (1pt.) \\
 &= \frac{(1/5 \text{ mA/V}^2)}{2} \left(\frac{5}{1}\right) (-5.5 + 1V)^2 (1 + 0.1(5V)) \quad (1pt.) \\
 &= \boxed{15.2 \text{ mA}} \quad (1pt.)
 \end{aligned}$$