# EEC 118 Spring 2010 Midterm

Rajeevan Amirtharajah Dept. of Electrical and Computer Engineering University of California, Davis

May 3, 2010

This examination is closed book and closed notes. Some formulas which you may find useful are listed in the back of the exam. Calculators are allowed, however using the calculator's function memory to store course related material is NOT allowed and constitutes cheating on this exam.

For all problems, state any assumptions you make, show all work, and clearly mark your answers. Correct but unclear or ambiguous answers will not receive full credit.

Excerpts from the UC Davis Code of Academic Conduct state:

- 1. Each student should act with personal honesty at all times.
- 2. Each student should act with fairness to others in the class. This means, for example, that when taking an examination, students should not seek an unfair advantage over other classmates through cheating or other dishonest behavior.
- 3. Students should take group as well as individual responsibility for honorable behavior. This includes notifying the instructor or TA if you observe cheating.

I understand the honor code and agree to be bound by it.

Signature: Name (printed): Solutions Lab Section:

#### Grading:

Problem	Maximum	Score
1	8	
2	11	
3	23	
4	8	
Total	50	

## 1 Transistor Biasing




Figure 1: FET biasing circuit.

**Problem 1.1 (8 points)** Consider the NMOS bias circuit shown in Figure 1. Suppose we know that for the NMOS under bias,  $V_{T0} = 1$ V, W/L = 7/1,  $\gamma = 0.45$ V<sup>1/2</sup>,  $\lambda = 0$  V<sup>-1</sup>,  $\mu C_{ox} = 429 \ \mu A/V^2$ , and  $-2\Phi_F = 0.6$  V. Given that V0 = 5V and V1 = -1.6V, find the following:

• 
$$V_{Tn} = \underbrace{\left[1.32 \text{ V}\right]}$$
  
•  $I0 = \underbrace{\left[20.3 \text{ mA}\right]}$   
 $V_{T,n} = V_{To} + \Im\left(\underbrace{\left[-2\phi_{F} + V_{SB}\right]} - \underbrace{\int\left[2\phi_{FI}\right]}\right) = 1 \text{ V} + 0.45 \text{ V}^{1/2} \left(\underbrace{\int0.6 \text{ V} + 1.6 \text{ V} - \int0.6\right)}_{(2ptr.)}$   
 $= 1.319 \text{ V}_{(1pt.)}$   
 $V_{DS} = V_{GS} = V_{0} = 5 \text{ V} > V_{T,n} = 1.32 \text{ V}_{,} \text{ V}_{DS} \ge V_{GS} - V_{T,n} \Rightarrow \underbrace{Sat}_{(2ptr.)}_{(2ptr.)}$   
 $I_{0} = \underbrace{\mu C_{0X}}_{2} \left(\underbrace{W}_{L}\right) \left(\underbrace{V_{GS} - V_{T,n}}_{0}\right)^{2} \left(1 + \chi \text{ V}_{DS}\right) = \underbrace{429 \mu \text{ A}/\text{ V}^{2}}_{2} \left(\frac{7}{1}\right) \left(5 - 1.32 \text{ V}\right)^{2} (2ptr.)$   
 $= 20.3 \text{ mA}_{(1pt.)}$ 

Problem 1.1 (cont.)

## 2 Inverter

Figure 2 shows a circuit model for a CMOS inverter which has been damaged by electrostatic discharge (ESD). Assume all transistor W/L ratios are as shown in Figure 2 and the following transistor and supply voltage characteristics:

$$\begin{split} V_{DD} &= 5 \ \mathrm{V} \\ \lambda_n &= 0.02 \ \mathrm{V}^{-1} & \lambda_p = -0.02 \ \mathrm{V}^{-1} \\ V_{T0,n} &= 0.9 \ \mathrm{V} & V_{T0,p} = -0.9 \ \mathrm{V} \\ \gamma_n &= 0.35 \ \mathrm{V}^{1/2} & \gamma_p = 0.35 \ \mathrm{V}^{1/2} \\ \mu_n C_{ox} &= 250 \times 10^{-6} \ \mathrm{A/V^2} & \mu_p C_{ox} = 100 \times 10^{-6} \ \mathrm{A/V^2} \end{split}$$




Figure 2: Circuit model for a damaged CMOS inverter.

Problem 2.1 (2 points) What is  $V_{OH}$  for the circuit in Figure 2? Justify your answer.

**Problem 2.2** (7 points) When 4V is applied at the inverter input, the output voltage is 0.5V. What is the W/L ratio for the NMOS transistor?

$$I_{DS,N} = I_{OS,P} + I_R \quad PMOS: V_{GS} = -IV, V_{DS} = -4.5V, V_{GS} - V_{T,P} = -0.1V > V_{DS}$$

$$Sat = (1pt.)$$

$$NMOS: V_{GS} = 4V, V_{DS} = 0.5V, V_{GS} - V_{T,N} = 3.1V > V_{DS}$$

$$\frac{Iinear}{(1pt.)}$$

Problem 2.2 (cont.)

-


$$\begin{split} \mathbb{T}_{05,\rho} &= \frac{\mu_{\rho} C_{ox}}{2} \left( \frac{W}{L} \right)_{\rho} \left( V_{6s} - V_{T_{3}\rho} \right)^{2} \left( 1 + \lambda_{\rho} V_{\rho s} \right) \\ &= \frac{100 \mu A/V^{2}}{2} \left( \frac{8}{L} \right) \left( -0.1 \vee V \right)^{2} \left( 1 + (-0.02 \vee V^{-1}) \left( -4.5 \vee V \right) \right) \\ &= 4.36 \mu A \quad (2 \rho t.) \\ \mathbb{T}_{R} &= \frac{4.5 V}{4.5 \times \Omega} = 1 \text{ mA} \\ \mathbb{T}_{0s,n} &= \mu_{n} C_{0x} \left( \frac{W}{L} \right) \left[ \left( V_{6s} - V_{T,n} \right) \left( V_{0s} \right) - \frac{V_{0s}^{2}}{2} \right] \\ &= 250 \mu A/V^{2} \left( \frac{W}{L} \right) \left[ \left( 4 - 0RV \right) \left( 0.5 \vee V \right)^{2} / 2 \right] = 1.004 \text{ mA} \approx 1.004 \text{ mA} (2\rho t.) \\ \left( \frac{W}{L} \right)_{N} &= 2.82 \end{bmatrix} \text{ or } 2.8 \langle V_{1} \rangle_{N} = 0.004 \text{ mA} \approx 1.004 \text{ mA} \langle V_{1} \rangle_{N} = 0.004 \text{ mA} \langle V_{1} \rangle_{N}$$

-

**Problem 2.3** (2 points) How does  $V_{OL}$  for the inverter compare to 0.5V (circle one)? Justify your answer.

- $V_{OL} > 0.5 V$
- $V_{OL} = 0.5 V$
- VOL < 0.5V Vin = VOH = 5V, PMOS cutoff so Vol slightly lower Since NMOS sinks more current.

**Problem 3.3** (6 points) Design a circuit that implements F which consists of a single multiple input CMOS logic gate and a static CMOS inverter.



**Problem 3.4** (6 points) Assume a minimum-sized inverter has PMOS ratio  $W_P/L = 3/1$  and NMOS ratio  $W_N/L = 2/1$ . Choose appropriate W/L ratios for the transistors in your circuit of Problem 3.3 such that the worst case rise and fall times are the same as a minimum-sized inverter. Indicate the sizes in your schematic above. Be sure to minimize the total area of the transistors.

#### Static CMOS Logic Design 3





Figure 3: Logic gate network.

**Problem 3.1** (3 points) Write a Boolean expression for the logic function F in terms of inputs A, B, C, and D implemented by the logic gate network in Figure 3.

F=A·B + C+D or F= A·B + C+D or others possible

Problem 3.2 (8 points) Implement the circuit in Figure 3 using static CMOS circuits for the logic gates. You do not have to choose transistor sizes. Be sure to label all inputs, outputs, and other circuit nodes.



Other solutions Possible ...

5

## 4 Ring Oscillator




Figure 4: NAND gate ring oscillator.

**Problem 4.1** (4 points) For the ring oscillator circuit shown in Figure 4 from Lab 2, use the switch RC model and the following parameters for the equivalent inverters which model the NAND gates:  $R_p = 12.5k\Omega$ ,  $R_n = 10.5k\Omega$ , and  $C_L = 87$ fF ( $C_L$  is the load capacitance seen by each NAND gate). What frequency would be measured by the scope probe when placed as shown in the figure?

$$T = 2N t_{pd} = 2N \left( \frac{t_{pLH} + t_{pHL}}{2} \right) = 2N \left( \frac{0.69}{2} \right) \left( R_{p} + R_{n} \right) C_{L} \quad (2p+.)$$

$$= 2 \left( 5 \right) \left( \frac{0.69}{2} \right) \left( 12.5 \text{ K} \Omega + 10.5 \text{ K} \Omega \right) \left( 87 \text{ FF} \right) = 6.9 \text{ ns} \quad (1p+.)$$

$$f = \frac{1}{T} = 145 \text{ MHz} \quad (1p+.)$$

**Problem 4.2** (4 points) Suppose that the transistor widths for the NAND gates in the oscillator of Figure 4 are doubled such that the total  $C_{gd,PMOS}$  at the NAND output increases from an initial value of 17fF to 34fF and the total  $C_{gd,NMOS}$  at the NAND output increases from 6fF to 12fF. All other capacitances stay the same. What would the new oscillator output frequency be? You can ignore any capacitances not connected to the output.

Wp doubled 
$$\Rightarrow$$
  $R_P \rightarrow R_P/2$ ,  $C_{gdP} \rightarrow C_{gdp} \cdot 2$  (1p+.)  
WN doubled  $\Rightarrow$   $R_N \rightarrow R_N/2$ ,  $C_{gdN} \rightarrow C_{gdN} \cdot 2$  (1p+.)  
 $C_L = C_{fixed} + 2C_{gdP} + 2C_{gdn}$ ,  $C_L = 87fF + 2 \cdot 17fF + 2 \cdot 12fF = 133fF$  (1p+.)  
 $\uparrow$   
 $f = 189 \text{ SMHz} = [190 \text{ MHz}]$ 

## Miscellaneous Formulas

- -

MOSFET Threshold Voltage

$$V_T = V_{T0} + \gamma \cdot \left( \sqrt{|-2\phi_F + V_{SB}|} - \sqrt{|2\phi_F|} \right)$$
$$\gamma = \frac{\sqrt{2q \cdot N_A \cdot \epsilon_{Si}}}{C_{ox}}$$

CMOS Inverter Switching Threshold

$$V_{TH} = \frac{V_{T0,n} + \sqrt{\frac{1}{k_R}} \cdot (V_{DD} - |V_{T0,p}|)}{\left(1 + \sqrt{\frac{1}{k_R}}\right)}$$

CMOS Inverter Propagation Delay Times

$$\tau_{PHL} = \frac{C_{load}}{k_n (V_{DD} - V_{T,n})} \left[ \frac{2V_{T,n}}{V_{DD} - V_{T,n}} + \ln\left(\frac{4(V_{DD} - V_{T,n})}{V_{DD}} - 1\right) \right]$$
  
$$\tau_{PLH} = \frac{C_{load}}{k_p (V_{DD} - |V_{T,p}|)} \left[ \frac{2|V_{T,p}|}{V_{DD} - |V_{T,p}|} + \ln\left(\frac{4(V_{DD} - |V_{T,p}|)}{V_{DD}} - 1\right) \right]$$

Switch Model Propagation Delay Times

$$t_{PHL} = 0.69 R_n C_L$$
$$t_{PLH} = 0.69 R_p C_L$$
$$t_f = 2.2 R_n C_L$$
$$t_r = 2.2 R_p C_L$$

Junction Capacitances

$$C_{j0} = \sqrt{\frac{\epsilon_{Si} \cdot q}{2}} \left( \frac{N_A N_D}{N_A + N_D} \right) \frac{1}{\phi_0}$$
$$C_j(V) = \frac{A C_{j0}}{\left(1 - \frac{V}{\phi_0}\right)^m}$$
$$C_{eq} = A C_{j0} K_{eq}$$