


# EEC 118 HOMEWORK #6. SOLUTIONS

①

K & L 91

Let's use average current method.



$$I_{avg,LH} = \frac{1}{2} [i_{c1}(V_{in}, V_{out}=0) + i_{c2}(V_{in}, V_{out}=V_{sat})]$$


$$I_{avg, LH} = \frac{1}{2} [i_{c1}(V_{in}=0, V_{out}=0) + i_{c2}(V_{in}=0, V_{out}=2.5)]$$

for  $i_{c1}$   $V_{ds} \geq V_{gs} - V_{th}$ , PMOS in sat  $i_{c1} = \frac{1}{2} k_p' \frac{W}{L} ((V_{gs})_1 - V_t)^2$

for  $i_{c2}$   $V_{ds} < V_{gs} - V_{th}$ , NMOS in linear  $i_{c2} = \frac{1}{2} k_n' \frac{W}{L} [2(V_{gs} - V_t)V_{ds} - V_{ds}^2] = 687.5 \text{ mA}$

$$I_{avg, LH} = 743.75 \text{ mA}$$

FOR PDN



$$I_{avg, LH} = \frac{1}{2} [i_{c1}(V_{in}=5, V_{out}=5) + i_{c2}(V_{in}=5, V_{out}=2.5)]$$

for  $i_{c1}$   $V_{ds} \geq V_{gs} - V_t$ , then NMOS in sat  $i_{c1} = \frac{1}{2} k_n' \frac{W}{L} ((V_{gs})_1 - V_t)^2 = 1600 \text{ mA}$


for  $i_{c2}$   $V_{ds} < V_{gs} - V_t$ , then NMOS in linear  $i_{c2} = \frac{1}{2} k_n' \frac{W}{L} [2(V_{gs} - V_t)V_{ds} - V_{ds}^2] = 1375 \text{ mA}$

$$I_{avg, LH} = 1487.5 \text{ mA}$$

① cont'd

$$Z_{PLH} = \frac{C_{load} \cdot (V_{OH} - V_{50\%})}{I_{avg, HL}} \approx 0.336 \text{ ns}$$

$$Z_{PLH} = \frac{C_{load} \cdot (V_{OH} - V_{OL})}{I_{avg, LH}} \approx 0.672 \text{ ns}$$



②

K8L 9.7a

Basically total charge will be shared by two caps ( $C_x$  &  $C_y$ ). Here we have  $C_x = C_y$  then precharged node Voltage ( $5v$ ) will drop to  $V_x = \frac{V_{PD}}{2} = 2.5v$  in the case of  $V_y^{init} = 0v$ . But here  $V_y$  initial is not known.

then  $V_{x_{final}}(C_x + C_y) = \frac{V_{x_{init}}}{5} C_x + C_y \cdot V_{y_{init}}$

$$\boxed{V_{x_{final}} = \frac{5C_x + V_{y_{init}}C_y}{C_x + C_y}}$$

$$\boxed{V_{x_{final}} = \frac{5 + V_{y_{init}}}{2}}$$

② Checking all circumstances, we see when input B is 0, (which is the case of 2.1) input A is high, the charge sharing will result in equalizing the voltages at node X and Y. Thus the voltage drop at node X may cause the voltage to the  $V_M$  of the inverter if  $C_x = C_y$ ,  $k_p = k_n$ . Then we want to determine  $k_p$  and  $k_n$  such that  $V_M$  is below the equalized voltage.

Assume  $C_x = C_y$

(2.2) cont.

$$V_M = \frac{V_{TO,n} + \sqrt{\frac{1}{k_R}} (V_{DD} + V_{IO,p})}{H_d \sqrt{\frac{1}{k_R}}} \quad k_R = \frac{k_n}{k_p}$$

$$= \frac{1 + \sqrt{\frac{1}{k_p}} (5-1)}{H_d \sqrt{\frac{1}{k_p}}} < 2.5 \quad \rightarrow (C_x = C_y)$$

$$\Rightarrow \frac{k_p}{k_n} < 1$$