


EEC 118 HOMEWORK #6 SOLUTIONS

① K&L 9.1

Let's use average current method.



$$I_{avg, LH} = \frac{1}{2} [i_{c1}(V_{in} = V_{OL}, V_{out} = 0) + i_{c2}(V_{in} = V_{OL}, V_{out} = V_{50\%})]$$

$$I_{avg, LH} = \frac{1}{2} [i_{c1}(V_{in} = 0, V_{out} = 0) + i_{c2}(V_{in} = 0, V_{out} = 2.5)]$$


for i_{c1} $V_{DS} \geq V_{GS} - V_{th}$, PMOS in sat $i_{c1} = \frac{1}{2} k'_p \left(\frac{W}{L}\right)_p (V_{GS} - V_{th})^2$

$$= 800 \mu A$$

for i_{c2} $V_{DS} < V_{GS} - V_{th}$, PMOS in linear. $i_{c2} = \frac{1}{2} k'_p \left(\frac{W}{L}\right)_p [2(V_{GS} - V_{th})V_{DS} - V_{DS}^2] = 687.5 \mu A$

$$I_{avg, LH} = \underline{\underline{743.75 \mu A}}$$

FOR PDN



$$I_{avg, HL} = \frac{1}{2} [i_{c1}(V_{in} = 5, V_{out} = 5) + i_{c2}(V_{in} = 5, V_{out} = 2.5)]$$

for i_{c1} $V_{DS} \geq V_{GS} - V_{th}$, then NMOS in sat $i_{c1} = \frac{1}{2} k'_n \left(\frac{W}{L}\right)_n (V_{GS} - V_{th})^2 = 1600 \mu A$


for i_{c2} $V_{DS} < V_{GS} - V_{th}$, then NMOS in linear $i_{c2} = \frac{1}{2} k'_n \left(\frac{W}{L}\right)_n [2(V_{GS} - V_{th})V_{DS} - V_{DS}^2] = 1375 \mu A$

$$I_{avg, HL} = \underline{\underline{1487.5 \mu A}}$$

① cont.'ed

$$\tau_{PIL} = \frac{C_{load} \cdot (V_{OH} - V_{50\%})}{I_{avg, HL}} \approx \underline{\underline{0.336 \text{ ns}}}$$

$$\tau_{PLH} = \frac{C_{load} \cdot (V_{50\%} - V_{OL})}{I_{avg, LH}} \approx \underline{\underline{0.672 \text{ ns}}}$$



② K&L 9.7a

Basically total charge will be shared by two caps (C_x & C_y).
Here we have $C_x = C_y$ then precharged node Voltage (5v) will drop to $V_x = \frac{V_{DD}}{2} = 2.5v$ in the case of $V_{y,init} = 0v$. But here $V_{y,init}$ is not known.

then
$$V_{x,final} (C_x + C_y) = \frac{V_{x,init}}{5} C_x + C_y \cdot V_{y,init}$$

$$V_{x,final} = \frac{5C_x + V_{y,init}C_y}{C_x + C_y}$$

$$V_{x,final} = \frac{5 + V_{y,init}}{2}$$

②.2 Checking all circumstances, we see when input B is 0, (which is the case of 2.1) input A is high, the charge sharing will result in equalizing the voltages at node X and Y. Thus the voltage drop at node X may cause the voltage to the V_M of the inverter if $C_x = C_y$, $k_p = k_n$.
Then we want to determine k_p and k_n such that V_M is below the equalized Voltage.

Assume $C_X = C_Y$

(2.2) cont.

$$V_M = \frac{V_{T0,n} + \sqrt{\frac{1}{k_R}} (V_{DD} + V_{T0,p})}{1 + \sqrt{\frac{1}{k_R}}}$$

$$k_R = \frac{k_n}{k_p}$$

$$= \frac{1 + \sqrt{\frac{1}{k_R}} (5-1)}{1 + \sqrt{\frac{1}{k_R}}} < 2.5 \rightarrow (C_X = C_Y)$$

$$\Rightarrow \frac{k_p}{k_n} < 1$$