


$$(1.1) \quad V_{TH} = V_{in} = V_{out} = 1.4V$$



PMOS $|V_{DS}| = 1.9V$ $|V_{GS}| = 3.3V$ $|V_{TO}| = 0.7V$

 $|V_{DS}| > |V_{GS} - V_{TO}|$
 $1.9 > 2.6$ Linear

NMOS $V_{DS} = 1.4V$ $V_{GS} = 1.4V$ $\rightarrow V_{DS} > |V_{GS} - V_{TO}|$ saturation

$$I_{DN} = \frac{M_n C_{ox}}{2} \frac{W_n}{L} (1.4 - 0.6)^2$$

$$I_{DP} = \frac{M_p C_{ox}}{2} \frac{W_p}{L} (2(3.3 - 1 - 0.7) 1.9 - (1.9)^2)$$

$$I_{DN} = I_{DP}$$

$$\frac{W_n}{W_p} = 4.08$$

It is 4.38 times bigger than that $\frac{W_n}{W_p}$
We need bigger NMOS here.

$$(1.2) \quad \underline{\underline{V_{OH}}}$$

$V_{in} = 0 \Rightarrow$ then NMOS is cut-off,

$V_{GSp} > V_{Top}$ conducts but no current then
no voltage drop at $V_{DSp} \Rightarrow V_{out} = \underline{\underline{V_{OH} = 3.3V}}$

$$\underline{\underline{V_{OL}}}$$

assume $V_{in} = V_{OH} = V_{DD} = 3.3V$ then NMOS is linear b/c $V_{DSN} < (V_{GSN} - V_{TON})$
PMOS is in saturation

then $I_{DN} = \frac{M_n C_{ox}}{2} \frac{W_n}{L} (2(3.3 - 0.6)V_{OL} - V_{OL}^2)$ $I_{DP} = \frac{M_p C_{ox}}{2} \frac{W_p}{L} (3.3 - 1 - 0.7)^2$

$$I_{DN} = I_{DP} \Rightarrow V_{OL}^2 - 5.4V_{OL} + 0.69 = 0 \quad \underline{\underline{V_{OL} = 0.13V}}$$

1.2 cont'd

V_{IL}

$V_{in} = V_{IL}$ then NMOS $\Rightarrow V_{ds} > (V_{GS} - V_{to})$ saturation
PMOS \Rightarrow Linear region

$$I_{DN} = I_{DP} \quad \frac{M_n C_{ox}}{2} \frac{W_n}{L} (V_{IL} - 0.6)^2 = \frac{M_p C_{ox}}{2} \frac{W_p}{L} (2(3.3 - 1 - 0.7)(V_{out} - 3.3) - (V_{out} - 3.3)^2)$$

$$\textcircled{I} \quad \frac{60}{25} \cdot \frac{W_n}{W_p} (V_{IL} - 0.6)^2 = -5.2(V_{out} - 3.3) - (V_{out} - 3.3)^2$$

$$\frac{\partial V_{out}}{\partial V_{in}} \Rightarrow 9.79(2(V_{IL} - 0.6)) = -5.2 \left(\frac{-1}{\partial V_{in}} \right) - 2 \cdot \left(\frac{-1}{\partial V_{in}} \right) (V_{out} - 3.3)$$

$$\underline{V_{out} = 9.79 V_{IL} - 5.175} \quad \text{Plug } V_{out} \text{ in } \textcircled{I}$$

$$9.79(V_{IL} - 0.6)^2 = -5.2(9.79V_{IL} - 5.175 - 3.3) - (9.79V_{IL} - 5.175 - 3.3)^2$$

$$105.63V_{IL}^2 - 126.78V_{IL} + 31.28 = 0 \quad \underline{V_{IL} = 0.85v}$$

V_{IH}

$V_{in} = V_{IH}$ then NMOS $V_{ds} > V_{GS} - V_t$ linear
PMOS $V_{ds} > V_{GS} - V_t$ saturation

$$\frac{M_n C_{ox}}{2} \frac{W_n}{L} [2(V_{IH} - 0.6)V_{out} - V_{out}^2] = \frac{M_p C_{ox}}{2} \frac{W_p}{L} (3.3 - 0.7)^2$$

$$\textcircled{II} \quad 2(V_{IH} - 0.6)V_{out} - V_{out}^2 = \frac{25}{60} \times \frac{1}{4.08} \times 6.76$$

$$\frac{\partial V_{out}}{\partial V_{in}} \Rightarrow 2V_{out} + 2(V_{IH} - 0.6) \left(\frac{-1}{\partial V_{in}} \right) - 2V_{out} \cdot \left(\frac{-1}{\partial V_{in}} \right) = 0 \quad \Rightarrow \underline{V_{out} = 0.5V_{IH} - 0.3}$$

$$2(V_{IH} - 0.6)(0.5V_{IH} - 0.3) - (0.5V_{IH} - 0.3)^2 = 0.69$$

$$0.75V_{IH}^2 - 0.9V_{IH} - 0.42 = 0 \quad \underline{V_{IH} = 1.56v}$$

$$NM_L = V_{IL} - V_{OL} = \underline{0.72v}$$

$$NM_H = V_{OH} - V_{IH} = \underline{1.74v}$$

1.3) Want $V_{OL} = 0.6V$

$$\text{PMOS: } V_{GS} = -3.3V, V_{DS} = -2.7V \quad V_{GS} - V_{T\phi P} = -3.3V - -0.7V = -2.6V$$

saturation

$$\text{NMOS: } V_{DS} = V_{OL} = 0.6V$$

Assume linear

$$I_{DS,N} = I_{DS,P} \Rightarrow \frac{\mu_n C_{ox}}{2} \left(\frac{W}{L} \right)_N [2(V_{in} - V_{T\phi N})V_{OL} - V_{OL}^2] = \frac{\mu_p C_{ox}}{2} [-V_{DD} - V_{T\phi P}]^2$$

$$\frac{60 \mu A/V^2}{2} (8) [2(V_{in} - 0.6V)(0.6V) - (0.6V)^2] = \frac{25 \mu A/V^2}{2} [-3.3V + +0.7V]^2 (12)$$

$$V_{in} = 4.42V$$

$$V_{GS} = V_{in}, 4.42V - 0.6V = 3.82V > V_{DS} = 0.6V \quad \text{linear } \checkmark$$

2.1) The highest voltage V_{out} can reach before NMOS cuts off is $V_{DD} - V_{T,n} \Rightarrow V_{OH} = V_{DD} - V_{T,n}$

The lowest voltage V_{out} can reach before PMOS cuts off is $0V - V_{T,p} \Rightarrow V_{OL} = |V_{T,p}| \quad (V_{T,p} < 0)$





Figure 2: Circuit X.



Truth table:

in	out
0	0
1	1

buffer!
 $F = X$

2.2 Not enough information to calculate exactly, so make some plausible assumptions :

Assume $K_R = 1$ (just like ideal CMOS inverter)

$$V_{Tn} = |V_{T,p}| \quad (\text{symmetric device thresholds})$$

$$V_{DD} > V_{T,n} + |V_{T,p}| \quad (\text{devices both on at same time under } \underline{\text{some}} \text{ } V_{in} \text{ conditions})$$


Under these assumptions, the device currents for both NMOS and PMOS are equal for equal V_{GS} ($V_{GS,n} = V_{GS,p}$).

Since $V_{TH} = V_{in} = V_{out} \Rightarrow V_{GS,p} = V_{GS,n} = 0 \Rightarrow$ NMOS, PMOS both in cut off, $I_{D,n} = I_{D,p} = 0$

However, they have finite impedance due to subthreshold conduction, these will be equal, therefore:

$$V_{TH} = V_{DD}/2$$

Graphical solution: (same assumptions as above)



Three points where V_{TC} meets $V_{in}=V_{out}$ line. Two of those points are where $V_{out} = V_{OL}$ and $V_{out} = V_{OH} \Rightarrow$ circuit is not switching.

$$V_{TH} = V_{DD}/2$$

(third point)

(2.3) Suppose the input can swing between 0V and V_{DD} :

$$\Delta V_{in} = V_{DD} - 0V = V_{DD}$$

The output can only swing from

$$\Delta V_{out} = V_{OH} - V_{OL} = V_{DD} - V_{Tn} - |V_{Tp}| \leq \Delta V_{in}$$

(2.4) Normally, we want logic gate output swings to be larger than input swings (this is called level restoration) so that input noise affects the output less. Therefore, this buffer is not suitable as a logic gate since $\Delta V_{out} < \Delta V_{in}$.