

# EEC 118 Spring 2009 Final

Rajeevan Amirtharajah  
Dept. of Electrical and Computer Engineering  
University of California, Davis

June 9, 2009

This examination is closed book and closed notes. You are allowed one 8.5 x 11 inch sheet (both sides) on which you may write formulas. Calculators are allowed, however using the calculator's function memory to store course related material is NOT allowed and constitutes cheating on this exam.

For all problems, state any assumptions you make, show all work, and clearly mark your answers. Correct but unclear or ambiguous answers will not receive full credit.

Excerpts from the UC Davis Code of Academic Conduct state:

1. Each student should act with personal honesty at all times.
2. Each student should act with fairness to others in the class. This means, for example, that when taking an examination, students should not seek an unfair advantage over other classmates through cheating or other dishonest behavior.
3. Students should take group as well as individual responsibility for honorable behavior. This includes notifying the instructor or TA if you observe cheating.

I understand the honor code and agree to be bound by it.

Signature:

Name (printed): *Solutions*

Lab Section:

**Grading:**

Problem	Maximum	Score	Problem	Maximum	Score
1	25		4	10	
2	25		5	10	
3	30				
Total	100				

## Device Parameters

For **all** problems in this exam, assume we are using enhancement-type NMOS and PMOS transistors which have the characteristics shown in Table 1, unless otherwise specified. Also, assume **minimum** length devices unless otherwise specified.

Parameter	NMOS	PMOS
$V_{T0}$	1.0 V	-1.0 V
$\mu C_{ox}$	500 $\mu\text{A}/\text{V}^2$	200 $\mu\text{A}/\text{V}^2$
$\gamma$	0 $\text{V}^{1/2}$	0 $\text{V}^{1/2}$
$W_{min}$	1.0 $\mu\text{m}$	1.0 $\mu\text{m}$
$L_{min}$	1.0 $\mu\text{m}$	1.0 $\mu\text{m}$
$\lambda$	0.0 $\text{V}^{-1}$	0.0 $\text{V}^{-1}$
$V_{DD}$	5 V	

Table 1: Assumed Transistor Parameters.

# 1 Transistor I-V Measurements




Figure 1: Measurement setup and model for an ESD-damaged NMOS transistor.

**Problem 1.1 (7 points)** Figure 1 shows a simple resistor-MOSFET ( $R$ - $M0$ ) model of an NMOS transistor which may have suffered damage due to electrostatic discharge (ESD). Assuming  $R = \infty$ , fill in Table 2 below.

$V_0$ (V)	$I_0$	
0.5	0	(1 pt ea.)
2.0	250 $\mu$ A	
3.0	1.0 mA	
5	4.0 mA	

Table 2: Problem 1.1 I-V Data.

$$V_{DS} = V_{GS} \Rightarrow \text{NMOS sat or cut off} \quad (V_{GS} = V_0 \stackrel{?}{>} V_{T,n} = 1V) \quad (3 \text{ pts.})$$


$$I_0 = \frac{\mu C_{ox}}{2} \left( \frac{W}{L} \right) (V_0 - V_{T,n})^2 = \frac{500 \mu A/V^2}{2} \left( \frac{1}{1} \right) (V_0 - 1V)^2$$

**Problem 1.2 (5 points)** ESD damage will cause resistor  $R$  to have a finite value. Assuming  $R = 10\text{ k}\Omega$ , fill in Table 3 below.

$V_0$ (V)	$I_0$	$I_0 = I_{DS} + \frac{V_0}{R}$ $= I_{DS} + \frac{V_0}{10\text{ k}\Omega} \quad (1\text{ pt.})$
0.5	$50\text{ }\mu\text{A}$	
2.0	$250\text{ }\mu\text{A} + 200\text{ }\mu\text{A} = 450\text{ }\mu\text{A}$	
3.0	$1\text{ mA} + 300\text{ }\mu\text{A} = 1.3\text{ mA}$	
5	$4\text{ mA} + 500\text{ }\mu\text{A} = 4.5\text{ mA}$	

Table 3: Problem 1.2 I-V Data. (1 pt. ea.)

**Problem 1.3 (10 points)** Plot the I-V curves for **both** values of  $R$  on the axes below. Be sure to label both curves and the axes clearly.



1 pt. ea. data point

Figure 2: I-V curves for both values of  $R$ .

**Problem 1.4 (3 points)** Based on this model, outline a simple experimental procedure to determine if an NMOS transistor has suffered ESD damage.

- 1.) Diode-connect NMOS device.
- 2.) Sweep  $V_o = V_{GS} = V_{DS}$  between 0V and  $V_{DD}$  and measure current  $I_o$  between source and ground.
- 3.) If  $I_o > 0$  for  $V_o$  small (e.g.,  $V_o < V_{T,n}$ ) then NMOS has ESD damage.

## 2 Inverter Characteristics

For this problem, use the device parameters in Table 1.




Figure 3: Inverter with reduced input swing.

**Problem 2.1 (8 points)** Figure 3 shows a loaded CMOS inverter but with reduced input voltage swing. Compute the following voltage levels given the limits on  $V_{in}$  (state any assumptions you make):

- $V_{OH} = V_{DD} = 5V$  (1 pt.)
- $V_{OL} = 5.005 \text{ mV}$  (1 pt.)

$V_{OL}$ :  $V_{in} = 3.5V$  assume  $V_{OL}$  small  $\Rightarrow$  NMOS lin, PMOS sat ( $V_{GS} = -1.5V$ ) (2pts)

$$\frac{\mu_n C_{ox}}{2} \left(\frac{W}{L}\right)_N [2(V_{in} - V_{T,n})(V_{OL}) - V_{OL}^2] = \frac{\mu_p C_{ox}}{2} \left(\frac{W}{L}\right)_P (V_{in} - V_{DD} - V_{T,p})^2$$

$$\frac{500 \mu A/V^2}{2} \left(\frac{4}{1}\right) [2(3.5V - 1V)(V_{OL}) - V_{OL}^2] = \frac{200 \mu A/V^2}{2} \left(\frac{1}{1}\right) (3.5V - 5V + 1V)^2 \quad (4 \text{ pts.})$$

$$\frac{1000 \mu A}{V^2} [5V_{OL} - V_{OL}^2] = 25 \mu A$$

$$\Rightarrow V_{OL}^2 - 5V_{OL} + 0.025 = 0 \Rightarrow \text{Quadratic formula} \quad V_{OL} = \frac{5 \pm \sqrt{25 - 4(0.025)}}{2} = \frac{5.005 \text{ mV}}{4.995 \text{ V}}$$

or neglect  $V_{OL}^2 \Rightarrow V_{OL} \approx 5 \text{ mV}$

**Problem 2.2 (14 points)** Now assume that  $V_{in}$  can swing rail-to-rail (0V to  $V_{DD} = 5V$ ). Find  $t_{pLH}$  assuming an ideal step input by averaging the appropriate currents at the beginning and end of the output transition and assuming the capacitances in Table 4 in addition to  $C_{wire}$  in the figure.

Capacitor (pF)	PMOS	NMOS
$C_{gs}$	0.05	0.2
$C_{gd}$	0.05	0.2
$C_{db}$	0.1	0.4
$C_{sb}$	0.1	0.4

Table 4: PMOS and NMOS capacitances.

$$t_{pLH} = \frac{C_{TOT} \Delta V}{I_{avg}} \quad \Delta V = 2.5V = V_{DD}/2 \quad (2 \text{ pts.})$$

$$C_{TOT} = C_{wire} + 2(C_{gdN} + C_{gdP}) + C_{dbN} + C_{dbP} \quad (2 \text{ pts.})$$

$$= 0.2 \text{ pF} + 2(0.2 + 0.05 \text{ pF}) + 0.4 \text{ pF} + 0.1 \text{ pF} = 1.2 \text{ pF} \quad (1 \text{ pt.})$$

NMOS cutoff

$$@ V_{out} = 0V, \text{ PMOS } \underline{\text{sat}} \quad I_L = \frac{\mu_p C_{ox}}{2} \left(\frac{W}{L}\right)_P (V_{in} - V_{DD} - V_{TP})^2 = \frac{200 \mu A/V^2}{2} \left(\frac{1}{1}\right) (0V - 5V + 1V)^2$$

$$= 1.6 \text{ mA} \quad (4 \text{ pts.})$$

$$@ V_{out} = 2.5V, \text{ PMOS } \underline{\text{lin}} \quad I_L = \frac{\mu_p C_{ox}}{2} \left(\frac{W}{L}\right)_P \left[ 2(V_{in} - V_{DD} - V_{TP}) \frac{V_{out}}{2} - \frac{V_{out}^2}{2} \right]$$

$$= \frac{200 \mu A/V^2}{2} \left(\frac{1}{1}\right) \left[ 2(0V - 5V + 1V) \frac{2.5V}{2} - \frac{(2.5V)^2}{2} \right] = 1.375 \text{ mA} \quad (4 \text{ pts.})$$

$$t_{pLH} = \frac{(1.2 \text{ pF})(2.5V)}{\frac{1}{2}(1.6 \text{ mA} + 1.375 \text{ mA})} = \boxed{2.017 \text{ ns}} \quad (1 \text{ pt.})$$


**Problem 2.3 (3 points)** Assume that  $V_{in}$  can swing rail-to-rail (0V to  $V_{DD} = 5V$ ). Find the dynamic power consumption at the output given a switching frequency of 100 MHz and the capacitances in Table 4 in addition to  $C_{wire}$  in the figure.

$$P = C_{TOT} V_{DD}^2 f = (1.2 \text{ pF}) (5V)^2 (100 \text{ MHz}) = \boxed{3 \text{ mW}}$$




### 3 Static CMOS, Dynamic Logic, and Pseudo NMOS

**Problem 3.1 (3 points)** Draw and label the schematic for a minimum-sized static CMOS inverter assuming the transistor parameters of Table 1. Size the circuit for an inverter switching threshold  $V_{TH} = 0.5V_{DD}$ .




**Problem 3.2 (11 points)** Implement the logic function  $F = A(BC' + D)$  using a 4-input static CMOS logic gate and a single minimum-sized inverter as designed in Problem 3.1. Size the 4-input gate such that the worst case rise and fall times are equal to the minimum-sized inverter.




Other solutions possible...

**Problem 3.3 (9 points)** Implement the logic function  $F$  using a 4-input dynamic logic gate and a single minimum-sized inverter as designed in Problem 3.1. Size the 4-input gate such that the worst case rise and fall times at the dynamic node are equal to the minimum-sized inverter.



**Problem 3.4 (6 points)** Implement the logic function  $F$  using a 4-input pseudo-NMOS logic gate and a single minimum-sized inverter as designed in Problem 3.1. You do not have to size the transistors.



**Problem 3.5 (1 point)** Which logic gate is likely to consume the most power (circle one)?

- Static CMOS
- Dynamic Logic
- Pseudo NMOS

## 4 Combined Logic and Sequential Element




Figure 4: Combined Pass-Transistor Logic and Sequential Element.

**Problem 4.1 (4 points)** Fill in the appropriate labels in the boxes of Figure 4 for signals  $A$ ,  $B$ ,  $clk$ ,  $\overline{clk}$ , and  $Q$  the such that the circuit operates as a positive transparent latch whose output  $Q = A \oplus B$ . (Assume you have both the true and complement versions of inputs  $A$  and  $B$  available.)

**Problem 4.2 (2 points)** Is this circuit a static or dynamic sequential element (circle one)? Justify your answer.


• Static

• Dynamic

CMOS latch stores bit on input cap of inverter;  
also, no positive feedback

**Problem 4.3 (2 points)** Which transistors directly affect the setup time  $t_{setup}$  for this circuit? Justify your answer.

$P\phi, P1, N\phi, N1$  : determines both  $R$  and  $C$  at storage node and controlled by clock



**Problem 4.4 (2 points)** Which transistors directly affect the clock-to-Q delay  $t_{clk-Q}$  for this circuit? Justify your answer.

$P1-P3$  and  $N1-N3$

$P2/P3$  and  $N2/N3$  determine  $R$  and part of  $C$  at input to  $C^2MOS$ ,

$P1+N1$  determine input cap

## 5 Four Transistor Memory

For this problem, assume the transistor characteristics as shown in Table 1 and all transistor widths and lengths are  $1\text{ }\mu\text{m}$ , unless otherwise specified.




Figure 5: Four transistor memory cell.

**Problem 5.1 (2 points)** What type of memory cell is shown in Figure 5 (circle one)? Justify your answer. (Hint: Q is the storage node).

- Static

- Dynamic

*data stored on cap of M0*

- Flash

**Problem 5.2 (6 points)** Suppose node **Q** in Figure 5 has capacitance  $C = 75 \text{ fF}$  and is initially at  $0\text{V}$ . Using the switch  $RC$  model for the transistors, calculate the time to write node **Q** to  $V_{DD}/2$  assuming ideal steps on  $WR$  and  $\overline{WR}$  and that the initial resistance remains unchanged throughout the transition.

$$C = 75 \text{ fF}, \overline{BL} = V_{DD} = 5\text{V} \Rightarrow \text{NMOS sat}, \text{PMOS sat}$$

$$R_N = \frac{V_{DS,N}}{I_{DS,N}} = \frac{V_{DD}}{\frac{\mu_N C_{ox}}{2} \left(\frac{W}{L}\right)_N (V_{DD} - V_{T,N})^2} = \frac{5\text{V}}{\frac{500 \mu\text{A/V}^2}{2} \left(\frac{1}{1}\right) (5 - 1\text{V})^2} = 1.25 \text{ k}\Omega \quad (2 \text{ pts.})$$

$$R_P = \frac{V_{DS,P}}{I_{DS,P}} = \frac{V_{DD}}{\frac{\mu_P C_{ox}}{2} \left(\frac{W}{L}\right)_P (-V_{DD} - V_{T,P})^2} = \frac{5\text{V}}{\frac{200 \mu\text{A/V}^2}{2} \left(\frac{1}{1}\right) (-5 - 1\text{V})^2} = 3.125 \text{ k}\Omega \quad (2 \text{ pts.})$$

$$t_{\text{write}} = 0.69 (R_N || R_P) C = \boxed{46.2 \text{ ps}} \quad (2 \text{ pts.})$$

**Problem 5.3 (2 points)** Suppose transistor M3 is removed. How does this affect the robustness of the memory cell with respect to noise (circle one)? Justify your answer.

• Increases

• Decreases

• Stays about the same

Because node Q only charges to  $V_{DD} - V_{T,N} \rightarrow$  less noise margin