

EEC 118 Spring 2011 Final

Rajeevan Amirtharajah
Dept. of Electrical and Computer Engineering
University of California, Davis

June 6, 2011

This examination is closed book and closed notes. You are allowed one 8.5 x 11 inch sheet (both sides) on which you may write formulas. Calculators are allowed, however using the calculator's function memory to store course related material is NOT allowed and constitutes cheating on this exam.

For all problems, state any assumptions you make, show all work, and clearly mark your answers. Correct but unclear or ambiguous answers will not receive full credit.

Excerpts from the UC Davis Code of Academic Conduct state:

1. Each student should act with personal honesty at all times.
2. Each student should act with fairness to others in the class. This means, for example, that when taking an examination, students should not seek an unfair advantage over other classmates through cheating or other dishonest behavior.
3. Students should take group as well as individual responsibility for honorable behavior. This includes notifying the instructor or TA if you observe cheating.

I understand the honor code and agree to be bound by it.

Signature:

Name (printed): *Solutions*

Lab Section:

Grading:

Problem	Maximum	Score	Problem	Maximum	Score
1	20		4	15	
2	25		5	15	
3	25				
Total	100				

Device Parameters

For **all** problems in this exam, assume we are using enhancement-type NMOS and PMOS transistors which have the characteristics shown in Table 1, unless otherwise specified. All dimensions are in microns. Also, assume **minimum** length devices unless otherwise specified.

Parameter	NMOS	PMOS
V_{T0}	0.8 V	-0.8 V
μC_{ox}	$300 \mu\text{A}/\text{V}^2$	$100 \mu\text{A}/\text{V}^2$
γ	$0 \text{ V}^{1/2}$	$0 \text{ V}^{1/2}$
W_{min}	$1.0 \mu\text{m}$	$1.0 \mu\text{m}$
L_{min}	$1.0 \mu\text{m}$	$1.0 \mu\text{m}$
λ	0.0 V^{-1}	0.0 V^{-1}
V_{DD}	5 V	

Table 1: Assumed Transistor Parameters.

Capacitance/Width (fF/ μm)	PMOS	NMOS
C_{gs}	1.5	1.4
C_{gd}	1.5	1.4
C_{db}	1.0	0.9
C_{sb}	1.0	0.9

Table 2: PMOS and NMOS capacitances per unit width.

1 Transistor Current Biasing




Figure 1: Voltage setup for NMOS biasing.

Assume that NMOS transistor $M0$ in Figure 1 has $W/L = 4$, $\gamma = 0.33V^{1/2}$, and $-2\Phi_F = 0.6V$ in the following problems.

Problem 1.1 (5 points) Find the value of $V1$ which yields $V_{Tn} = 1.1V$.

$$V_{Tn} = V_{Tn0} + \gamma \left(\sqrt{|-2\Phi_F + V_{SB}|} - \sqrt{|2\Phi_F|} \right) \quad (2 \text{ pts.})$$

$$1.1V = 0.8V + (0.33 V^{1/2}) \left(\sqrt{|0.6V + V1|} - \sqrt{0.6V} \right) \quad (2 \text{ pts.})$$

$$\boxed{V1 = 2.235V} \quad (1 \text{ pt.})$$

$$V_{SB} = -V_1$$

Accepted $-2.235V$
as well

Problem 1.2 (7 points) Given the value of V_1 you found in Problem 1.1, fill in the table below for the different values of V_0 .

- $V_0 = 0V, I_0 = \phi A$
- $V_0 = 1.0V, I_0 = \phi A$
- $V_0 = 4.0V, I_0 = 5.04 mA$
- $V_0 = 7.0V, I_0 = 20.4 mA$

$$V_{GS} = V_0 = 0V < V_{T,n} = 1.1V \quad \text{cutoff} \quad I_D = I_{DS} = \phi A \quad (1 \text{ pt.})$$

$$V_{GS} = V_0 = 1.0V < V_{T,n} = 1.1V \quad \text{cutoff} \quad I_D = \phi A \quad (1 \text{ pt.})$$

$$V_{GS} = 4.0V, V_{DS} = V_{DD} = 5V, V_{GS} - V_{T,n} = 2.9V < V_{DS} \Rightarrow \text{saturation} \quad (1 \text{ pt.})$$

$$I_D = \frac{\mu_n C_{ox}}{2} \left(\frac{W}{L} \right) (V_{GS} - V_{T,n})^2 \left(1 + \underbrace{\lambda_n V_{DS}}_{\phi} \right) = \frac{300 \mu A/V^2}{2} \left(\frac{4}{1} \right) (4.0V - 1.1V)^2 \quad (1 \text{ pts.})$$

$$= \boxed{5.04 mA} \quad (0.5 \text{ pt.})$$

$$V_{GS} = 7.0V, V_{DS} = 5V, V_{GS} - V_{T,n} = 5.9V > V_{DS} \Rightarrow \text{linear} \quad (1 \text{ pt.})$$

$$I_D = \frac{\mu_n C_{ox}}{2} \left(\frac{W}{L} \right) \left[2(V_{GS} - V_{T,n})V_{DS} - V_{DS}^2 \right]$$

$$= \frac{300 \mu A/V^2}{2} \left(\frac{4}{1} \right) \left[2(7.0V - 1.1V)(5V) - (5V)^2 \right] \quad (1 \text{ pt.})$$

$$= \boxed{20.4 mA} \quad (0.5 \text{ pt.})$$

Problem 1.3 (5 points) Assuming the value of V_1 which you found in Problem 1.1, find the value of V_0 which yields a current $I_0 = 1\text{mA}$.

From Problem 1.2, need $V_\phi = V_{GS} < 4.0\text{V} \Rightarrow \underline{\text{sat}}$ (1pt.)

$$1\text{mA} = \frac{\mu_n C_{ox}}{2} \left(\frac{W}{L}\right) (V_\phi - V_{Tn})^2 \quad (1\text{pt.})$$

$$V_\phi = \sqrt{\frac{1\text{mA}}{\left(\frac{300\mu\text{A/V}^2}{2}\right) \left(\frac{4}{1}\right)}} + 1.1\text{V} \quad (2\text{pt.})$$

$$\boxed{V_\phi = 2.39\text{V}} \quad (1\text{pt.})$$

Problem 1.4 (3 points) Suppose $\lambda = 0.06\text{V}^{-1}$ and that when $V_{GS} < V_{Tn}$, the NMOS drain current is:

$$I_{DS} = I_S e^{\frac{V_{GS} - V_{Tn}}{kT/q}} \left(1 - e^{\frac{-V_{DS}}{kT/q}}\right) (1 + \lambda V_{DS}) \quad (1)$$

where $I_S = 4.85\mu\text{A}$ and $kT/q = 26\text{mV}$. Assuming $V_0 = 1.0\text{V}$ and V_1 which you found in Problem 1.1, what is the new value of I_0 at this V_0 ?


$$I_\phi = I_{DS} = (4.85\mu\text{A}) e^{\frac{(1.0\text{V} - 1.1\text{V})}{26\text{mV}}} \left(1 - e^{\frac{-5\text{V}}{26\text{mV}}}\right) (1 + 0.06\text{V}^{-1}(5\text{V})) \quad (2\text{pts.})$$

$$= \boxed{95.7\text{nA}} \quad (1\text{pt.})$$

$$134.7\text{nA}$$

2 Inverter Characteristics and Logical Effort

Problem 2.1 (3 points) Draw and label the schematic for a minimum-sized static CMOS inverter assuming the transistor parameters of Table 1. Size the circuit for an inverter switching threshold $V_M = 0.5V_{DD}$.



(1 pt. topology)

(1 pt. sizes)

(1 pt. labels)

Problem 2.2 (2 points) Suppose the inverter you designed in Problem 2.1 drives a total capacitance of 45fF at 4.1GHz. How much power does it consume assuming $V_{DD} = 5V$?

$$P = C V_{DD}^2 f \quad (1 \text{ pt.})$$

$$= (45 \times 10^{-15} \text{ F}) (5 \text{ V})^2 (4.1 \times 10^9 \text{ Hz}) = \boxed{4.61 \text{ mW}} \quad (1 \text{ pt.})$$

Problem 2.3 (4 points) Suppose the inverter you designed in Problem 2.1 drives an identical copy of itself. Using the capacitance values from Table 2, find the total load capacitance seen by the driver $C_T = C_p + C_{in}$, where C_p is the unloaded (intrinsic) output capacitance of the driver and C_{in} is the input capacitance of the receiver.

- $C_p = 15.7 \text{ fF}$
- $C_{in} = 11.8 \text{ fF}$
- $C_T = 27.5 \text{ fF}$

$$C_p = 2 \cdot (1\mu\text{m}) C_{gdn} + C_{dbn} + 2 \cdot (3\mu\text{m}) C_{gdp} + C_{dbp} = \boxed{15.7 \text{ fF}} \quad (1 \text{ pt.})$$

↑ Miller Effect (1 pt.) ↑

$$C_{in} = 1\mu\text{m} \cdot C_{gdn} + 1\mu\text{m} \cdot C_{gsn} + 3\mu\text{m} \cdot C_{gdp} + 3\mu\text{m} \cdot C_{gsp} = \boxed{11.8 \text{ fF}} \quad (1 \text{ pt.})$$

or

$$= 1\mu\text{m} \cdot C_{gsn} + 3\mu\text{m} \cdot C_{gsp} \quad (\text{acceptable if assume Miller effect on load inverter})$$

$$C_T = C_p + C_{in} = \boxed{27.5 \text{ fF}} \quad (1 \text{ pt.})$$

Problem 2.4 (6 points) Find t_{pLH} for the inverter you designed in Problem 2.1 driving a total capacitance of C_T (from Problem 2.3). Assume an ideal step voltage on V_{in} and approximate the charging current by averaging the initial and final drain currents.

$$t_{pLH} = \frac{C_T \Delta V}{I_{avg}} \quad (1 \text{ pt.}) \quad C_T = 27.5 \text{ fF} \quad \Delta V = 5V - 2.5V = 2.5V \quad (1 \text{ pt.})$$

$$= \frac{C_T \Delta V}{\frac{1}{2} \left[\underbrace{\frac{\mu_p C_{ox}}{2} \left(\frac{W}{L} \right)_p (V_{GS,p} - V_{T,p})^2}_{\text{sat}} + \underbrace{\frac{\mu_p C_{ox}}{2} \left(\frac{W}{L} \right)_p [2(V_{GS,p} - V_{T,p})V_{DS,p} - V_{DS,p}^2]}_{\text{linear}} \right]} \quad (2 \text{ pts.})$$

$$= \frac{(27.5 \text{ fF})(2.5V)}{\frac{1}{2} \left[\frac{100 \mu\text{A/V}^2}{2} \left(\frac{3}{1} \right) (-5V - -0.8V)^2 + \frac{100 \mu\text{A/V}^2}{2} \left(\frac{3}{1} \right) [2(-5V - -0.8V)(-2.5V) - (-2.5V)^2] \right]} \quad (1 \text{ pt.})$$

$$= \boxed{28.3 \text{ ps}} \quad (1 \text{ pt.})$$




Figure 2: Cascaded inverter and NAND gate forming part of a logic network.

Problem 2.5 (1 point) Figure 2 shows a CMOS inverter driving a 20fF wire load and a 2-input NAND gate driving a 200fF wire load. You will use the method of **logical effort** to minimize the delay of these gates by finding the optimal transistor widths. First, find the normalized parasitic delay $p = C_p/C_{in}$ from the values you found above.

$$\bullet p = \frac{C_p}{C_{in}} = \frac{15.7 \text{ fF}}{11.8 \text{ fF}} = \boxed{1.33}$$

Problem 2.6 (5 points) Find the optimal transistor widths for the FETs in Figure 2 assuming each logic stage has an identical effort delay $f = gh$ of 4.

- $W_{PA} = 5.25$
- $W_{NA} = 1.75$
- $W_{PB} = 15.9$
- $W_{NB} = 5.3$

$$\text{Logical effort of NAND2: } g = \frac{C_{in}(\text{NAND2})}{C_{in}(\text{INV})} = \frac{3+2}{3+1} = \frac{5}{4} \quad (1 \text{ pt.})$$

$$\text{Parasitic delay of NAND2: } p_{\text{NAND2}} = \frac{3+3+2}{3+1} p_{\text{INV}} = 2 \frac{C_p}{C_{in}} = 2.66$$

Problem 2.6 (cont.)

$$\text{Want } f = gh = 4 \text{ for NAND2} \Rightarrow h = \frac{C_{out}}{C_{in}} = \frac{200 \text{ fF}}{C_{in}} = \frac{f}{g} = \frac{4}{(5/4)} = \frac{16}{5} \quad (1 \text{ pt.})$$

$$C_{in} = \frac{200 \text{ fF}}{(16/5)} = 62.5 \text{ fF}, \text{ Scale Factor} = \frac{62.5 \text{ fF}}{C_{in(\text{INV})}} = \frac{62.5 \text{ fF}}{11.8 \text{ fF}} = 5.3 \quad (1 \text{ pt.})$$

$$W_{FB} = 15.9 \quad W_{NB} = 5.3$$

$$\text{for INV} \Rightarrow h = \frac{C_{out}}{C_{in}} = \frac{20 \text{ fF} + 62.5 \text{ fF}}{C_{in}} = \frac{f}{g} = \frac{4}{1} \quad (1 \text{ pt.})$$

$$C_{in} = \frac{82.5 \text{ fF}}{4} = 20.63 \text{ fF}, \text{ Scale factor} = \frac{20.63 \text{ fF}}{C_{in(\text{INV})}} = \frac{20.63 \text{ fF}}{11.8 \text{ fF}} = 1.75 \quad (1 \text{ pt.})$$

$$W_{FA} = 5.25 \quad W_{NA} = 1.75$$

Problem 2.7 (4 points) Find the normalized path delay D and the absolute path delay D_{abs} assuming the sizes you found in Problem 2.6 and $\tau = t_{pLH}$ you found in Problem 2.4.

- $D = \boxed{12}$

- $D_{abs} = \boxed{194 \text{ ps}}$

$$P_{\text{NAND2}} = 2.66 \text{ (see above)} \quad (1 \text{ pt.})$$


$$D = F + P = 2.4 + 2.66 + 1.33 = 11.99 \approx 12 \quad (2 \text{ pts.})$$

$$D_{abs} = 12 \tau = 12 \cdot 28.3 \text{ ps} = 193.75 \text{ ps} \quad (1 \text{ pts.})$$

3 Static CMOS, Dynamic Logic, and Pseudo NMOS

Problem 3.1 (11 points) Implement the logic function $F = ABD + CD$ using a 4-input static CMOS logic gate with a minimum number of transistors and a single minimum-sized inverter as designed in Problem 2.1. Size the 4-input gate such that the worst case rise and fall times at its output are equal to the minimum-sized inverter.


$$F = (AB + C)D$$




other solutions valid...

(4pts topology
3pts. labels
4pts. sizes)

Problem 3.2 (9 points) Implement the logic function F using a 4-input dynamic logic gate and a single minimum-sized inverter as designed in Problem 2.1. Size the 4-input gate such that the worst case rise and fall times at the dynamic node are equal to the minimum-sized inverter.



Problem 3.3 (5 points) Implement the logic function F using a 4-input pseudo-NMOS logic gate and a single minimum-sized inverter as designed in Problem 3.1. You do not have to size the transistors.



4 Sequential Element Design




Figure 3: Transparent Latch.

Figure 3 shows a transparent latch circuit.

Problem 4.1 (2 points) Is this circuit a static or dynamic sequential element (circle one)? Justify your answer.

- (1pt.) ☒ Static Positive feedback (1pt.)
☐ Dynamic

Problem 4.2 (2 points) Is this latch transparent during the positive or negative phase of the clock (circle one)? Justify your answer.

- (1pt.) ☒ Positive $Q = D$ when Clk high (1pt.)
☐ Negative

Problem 4.3 (10 points) The delay through the latch is determined by the rise and fall times at internal node X . Suppose $C_X = 25\text{fF}$. Using the switch RC model for the transistors, calculate the rise and fall times of node X assuming simultaneous ideal steps on D and Clk or $\overline{\text{Clk}}$ and that the initial resistance remains unchanged throughout the transition.

- $t_r = \boxed{104 \text{ ps}}$
- $t_f = \boxed{104 \text{ ps}}$

$$t_r = \ln(9)RC = 2.2RC \quad (1 \text{ pt.})$$

$$R_{\text{PMOS}} = \frac{|V_{DS}|}{I_{DS,P}} = \frac{|0V - V_{DD}|}{\frac{\mu_P C_{ox}}{2} (\phi_V - V_{DD} - V_{T,P})^2 \left(\frac{W}{L}\right)} \quad (3 \text{ pts.})$$

$$= \frac{5V}{\frac{100 \mu\text{A/V}^2}{2} \left(\frac{6}{2}\right) (-5V - -0.8V)^2} = 1889.6 \Omega \quad (1 \text{ pt.})$$

$$t_r = 2.2 (1.89 \text{ k}\Omega) (25 \text{ fF})$$

$$= 103.8 \text{ ps} \quad (1 \text{ pt.})$$

$$t_f = t_r \text{ since transistors are mobility-ratioed} \quad (3 \text{ pts.})$$

Problem 4.4 (1 point) Briefly describe a set of conditions on clk and \overline{clk} which could cause the latch to operate incorrectly.

clk, \overline{clk} simultaneously high or low

rise/fall times \gg than t_r, t_f above

5 Eight Transistor Memory Cell

For this problem, assume the transistor characteristics as shown in Table 1 and all transistor widths and lengths are $1\mu\text{m}$, unless otherwise specified. Figure 4 shows an eight transistor memory cell. The inverters are CMOS inverters.




Figure 4: Eight transistor memory cell.


Problem 5.1 (2 points) What type of memory cell is shown in Figure 4 (circle one)? Justify your answer.

- (1pt.) ☒ SRAM Cross-coupled inverters imply static memory (1pt.)
- ☐ DRAM
 - ☐ ROM

Problem 5.2 (4 points) Label Figure 4 to clearly indicate the storage (data) node Q , the write word line WWL , the read word line RWL , the write bit line WBL , and the read bit line RBL . Also label the complements of any signals if necessary.

RBL (1pt.)
 RWL, WWL (1pt.)
 WBL, \overline{WBL} (1pt.)
 Q, \overline{Q} (1pt.)

Problem 5.3 (4 points) Assume Node 1 is a storage node and NMOS M1 connects to a bidirectional bit line. If Node 1 stores a logic '0' and the bit line is held at V_{DD} , write an equation which can be solved for the voltage V_1 at Node 1. State any reasonable assumptions you make. Simplify the equation but you do not need to solve for V_1 .



Assume $V_1 < V_{DD} - V_{T,n} \Rightarrow M2$ linear since $V_{GS} = V_{DD}$, $V_{DS} = V_1$ (1pt.)

$$M1: \left. \begin{array}{l} V_{DS} = V_{DD} - V_1 \\ V_{GS} = V_{DD} - V_1 \end{array} \right\} \Rightarrow \text{sat} \quad (1\text{pt.})$$

$$I_{DS1} = I_{DS2}$$

$$\frac{\mu_n C_{ox}}{2} \left(\frac{1}{1} \right) (V_{DD} - V_1 - V_{T,n})^2 = \frac{\mu_n C_{ox}}{2} \left(\frac{1}{1} \right) [2(V_{DD} - V_{T,n})V_1 - V_1^2]$$

$$(V_{DD} - V_1 - V_{T,n})^2 = 2(V_{DD} - V_{T,n})V_1 - V_1^2 \quad (2\text{pts.})$$

Problem 5.4 (4 points) Under the same assumptions as in Problem 5.3, if Node 1 stores a logic '1' and the bit line is held at 0V, write an equation which can be solved for the voltage V_1 at Node 1. State any reasonable assumptions you make. Simplify the equation but you do not need to solve for V_1 .



For write, assume $V_{T,n} < V_1 < \frac{V_{DD}}{2} \Rightarrow M2$ linear, $M1$ linear

" , assume $V_1 < V_{T,n} \Rightarrow M2$ sat, $M1$ linear (2pts.)

For read, assume $V_1 > V_{DD} + V_{T,p} \Rightarrow M2$ linear, $M1$ sat

Other assumptions possible...

$$\frac{\mu_n C_{ox}}{2} \left(\frac{1}{1} \right) (V_{DD} - V_{T,n})^2 = \frac{\mu_p C_{ox}}{2} \left(\frac{1}{1} \right) [2(-V_{DD} - V_{T,p})(V_1 - V_{DD}) - (V_1 - V_{DD})^2] \quad (2\text{pts.})$$

Problem 5.5 (1 point) What is the principal advantage of the memory cell shown in Figure 4 over a conventional six transistor SRAM cell?

Decouples transistor sizing for writers from sizing for reads.