

Quiz #2

EEEC116


Fall 2011

Name: Solutions

Lab Section: \_\_\_\_\_


For all transistors:  $L_{\min} = 1 \mu\text{m}$ ,  $W_{\min} = 1 \mu\text{m}$ ,  $V_{T,p} = -1 \text{ V}$ ,  $\mu_p C_{\text{ox}} = (1/6) \times 10^{-3} \text{ A/V}^2$ ,  $\lambda_p = 0.0 \text{ V}^{-1}$ ,  $V_{T,n} = 1 \text{ V}$ ,  $\mu_n C_{\text{ox}} = (1/2) \times 10^{-3} \text{ A/V}^2$ ,  $\lambda_n = 0.0 \text{ V}^{-1}$ .

**Problem 1 (5 points)** Design a four-input static CMOS logic gate which implements the Boolean expression  $F = \overline{A \cdot B \cdot C + D}$ . Clearly label all inputs, outputs, and power supply connections. Pick sizes for the transistors such that the worst case rise and fall times of the output are equal to a minimum-sized inverter.



0.5 pt. ea. FET  
1 pt. labels

**Problem 2 (5 points)** A step input is applied at time  $t=0$  to the loaded inverter with dimensions and initial conditions as shown below. What is the current  $I_L$  immediately after the step is applied?



PMOS:  $V_{GS} = -3\text{V}$   $V_{DS} = -3.3\text{V}$

$V_{GS} - V_{T,p} = -2\text{V} > V_{DS}$  saturation (1 pt.)

NMOS:  $V_{GS} = 0.3\text{V} < V_{T,n} = 1\text{V}$  cutoff (1 pt.)

$I_L = I_{D,s,p} = \frac{\mu_p C_{\text{ox}}}{2} \left(\frac{W}{L}\right) (V_{GS,p} - V_{T,p})^2$  (2 pts.)

$= \frac{(1/6 \times 10^{-3} \text{ A/V}^2)}{2} \left(\frac{5}{1}\right) (-3.0\text{V} - (-1\text{V}))^2$  (0.5 pt.)

$= \boxed{1.67 \text{ mA}}$  (0.5 pt.)