

Viterbi Detector Papers

R. D. Cideciyan, F. Dolivo, R. Hermann, W. Hirt, and W. Schott, "A PRML System for Digital Magnetic Recording," *IEEE Journal on Selected Areas in Communications*, Vol. 10, No. 1, pp. 38-56, January 1992.

T. W. Matthews and R. R. Spencer, "An Integrated Analog CMOS Viterbi Detector for Digital Magnetic Recording," *IEEE Journal of Solid-State Circuits*, Vol. 28, No. 12, pp. 1294-1302, December 1993.

K. Parsi, R. P. Burns, A. Chaiken, M. J. Chambers, W. R. Forni, D. Harnishfeger, S. Kaylor, M. J. Pennell, J. O. Perez, N. Rao, M. Rohrbaugh, M. Ross and G. L. Stuhlmiller, "A PRML Read/Write Channel IC Using Analog Signal Processing for 200 Mb/s HDD," *IEEE Journal of Solid-State Circuits*, Vol. 31, No. 11, pp. 1817-1830, November 1996.

M. H. Shakiba, D. A. Johns and K. W. Martin, "An Integrated 200-MHz 3.3-V BiCMOS Class-IV Partial-response Analog Viterbi Decoder," *Journal of Solid-State Circuits*, Vol. 33, No. 1, pp. 61-75, January 1998.

Timing Recovery

K. H. Mueller and M. Muller, "Timing Recovery in Digital Synchronous Data Receivers," *IEEE Transactions on Communications*, Vol. Com-24, No. 5, pp. 516-531, May 1976.

P. Roo, R. Spencer and P. Hurst, "A CMOS Analog Timing Recovery Circuit for PRML Detectors," *IEEE J. of Solid-State Circuits*, Vol. 35, No. 1, pp. 56-65, January 2000.

M. Spurbeck and R. T. Behrens, "Interpolated Timing Recovery for Hard Disk Drive Read Channels," *IEEE International Conference on Communications*, pp. 1618-1624, 1997.

"Monolithic Phase-Locked Loops and Clock Recovery Circuits – Theory and Design," B. Razavi (Ed.), IEEE Press, NY, 1996.