This patent describes a process for ALIGNED WAFER BONDING. This technology is a vital step towards 3 dimensional IC's. U.S. Patent 5,226,118, issued August 17, 1993.