INTEL/ALTERA M9K & M10K EMBEDDED MEMORY BLOCKS

Updated January 19, 2022

M9K & M10K "Block RAM" Overview

- M9K and M10K memories are Intel/Altera's embedded highdensity memory arrays
 - Nearly all modern FPGAs include similar "block memories"
- Each block contains approximately 9000 or 10,000 bits of memory per block respectively
- They have highly flexible port configurations
- In general, embedded array memories will perform much better than memories synthesized from LUTs
 - Higher clock rates / higher throughput / lower latency
 - Lower energy dissipation
 - Lower use of other chip resources (e.g., LUTs)
 - Exception: very small memories

Data Initialization Capabilities

- ROMs
 - The embedded memory array is truly an SRAM acting like a ROM so its contents must be initialized
- SRAM
 - Unique to FPGAs, the contents of SRAMs may be initialized at configuration time
- Contents are specified in verilog in an initial block
 This is the only time you may synthesize an initial block!
- Initialization data contents are specified with a .mif file by Quartus

FPGA Chip

- Max 10 10M50DAF484C7G chip
- Yellow rectangles are M9K memory blocks
 - 182 blocks on each chip
 - Total of 182 KBytes (204 KB)
- Light-blue rectangles: Logic Array Blocks (LAB), each of which contains 16 logic elements (LE), each of which contains a 4-input LUT, a flip-flop, and routing muxes
- White rectangles: hardware 18x18 multipliers
- Green rectangle: on-board flash memory that can store the bit-stream that programs the FPGA when it is powered on
- Brown blocks on the border are I/O ports and drivers
 © B. Baas



M9K Size Configurations

•	Supported configurations per	Number of words (words)	Number of bits in words (bits)
	memory block	8192	1
	-	4096	2
		2048	4
		1024	8 or 9
		512	16 or 18
		256	32 or 36

M10K Size Configurations

•	Supported configurations per	Number of words (words)	Number of bits in words (bits)	
	memory block	4096	2 or 1	
		2048	4 or 5	
		1024	8 or 10	
		512	16 or 20	
		256	32 or 40	

M9K & M10K Memory Sizes

- For the Quartus compiler to select an M9K or M10K memory block, the number of words in a declared verilog memory is constrained as follows:
 - 1. The number of words in a memory must be a power-of-2
 - 2. The number of words in a memory may be any value if the following option is set first in Quartus Prime (it is apparently not available in Quartus II):
 - Assignments
 - --> Settings
 - --> Compiler Settings
 - --> Advanced Settings (Synthesis)
 - --> Allow Any RAW Size for Recognition (Turn On)

fext-align:left;	Table 1. Advanced Synthesis Settings (1 of 13)
Option	Description
Allow Any RAM Size for Recognition	Allows the Compiler to infer RAMs of any size, even if the RAMs do not meet the current minimum requirements.
Allow Any ROM Size for Recognition	Allows the Compiler to infer ROMs of any size even if the ROMs do not meet the design's current minimum size requirement

Lategory:			Device/Boar			
General Files Libraries VIP Settings IP Catalog Search	Advanced Analysis & Synthesis Settings Specify the settings for the logic options in your project. Assignments made to an individual node or entity in the Assignment Editor will override the option settings in this dialog box.					
Design Templates	< <filter>></filter>	Show: All				
Voltage	Name:	Setting:	^			
Temperature	Allow Any RAM Size For Recognition	w Any RAM Size For Recognition Off				
Compilation Proce	Allow Any ROM Size For Recognition	Off				
EDA Tool Settings	Allow Any Shift Register Size For Recognition	Off				
Design Entry/Syr	Allow Register Duplication	On				
Simulation	Allow Register Merging	On				
Board-Level	llow Shift Register Merging across Hierarchies Auto					
VHDL Input	Allow Synchronous Control Signals	Synchronous Control Signals On				
Verilog HDL Inpu	Analysis & Synthesis Message Level	Medium				
Default Paramete	Auto Carry Chains	On				
Timing Analyzer Assembler	Auto Clock Enable Peolacement Description:	hla Danlaramant On *				
Signal Tap Logic A	Allows the Compiler to infer RAMs of any size, even if they don't meet the current minimum Reset					
Logic Analyzer Inte Power Analyzer Se	requirements.	Reset A	All			
SSN Analyzer		OK Cancel Hel	lp /			
	Compiler to prioritize a particular optimization metric. High effort modes primarily enable ad					

125

M9K Interface Modes

- Single port
- Simple dual-port
 - Supports simultaneous read and write operations to different locations
- True dual-port
 - Supports any combination of two-port operations: two reads, two writes, or one read and one write, at two different clock frequencies
- Shift register
- ROM
 - 1 port or 2 port
- FIFO

M9K Details

- Independent read-enable and write-enable signals for each port
- Packed mode in which the M9K memory block is split into two 4.5 K single-port RAMs
- True dual-port (one read and one write, two reads, or two writes) operation
- Byte enables for data input masking during writes
- Two clock-enable control signals for each port (port A and port B)

Four Main Methods to Specify an M9K

- 1. Let Quartus infer an M9K from appropriate verilog (generally the best approach)
- 2. Use the IP catalog tool (see an example in the PLL Tutorial)
- 3. Use Quartus QSYS (not recommended, #3 is better)
- 4. Use a Quartus "Language Template"
 - Edit > Insert Template > Verilog > Full Designs
 > RAMs and ROMs
- See the Compilation Report to find out if M9K blocks were really used during synthesis

M9K Basic SRAM Template

- The "synthesis ramstyle" pragma comment is not necessary for Quartus to infer a M9K block but it is a helpful bit of documentation and explicitly states what the designer wants
- With this pragma, Quartus will either use an M9K or print a warning

```
module basic ram(
   input
                clk,
  input
                wr en,
  input [7:0] data in,
  output [7:0] data out,
  input [6:0] addr wr,
  input [6:0] addr rd
  );
  req [7:0] mem [127:0] /* synthesis ramstyle = M9K */;
  // To initialize the RAM, Quartus supports initialization
  // which normal RAMs and synthesis do not support.
   // initial begin
                 = 8'b0000 0000;
  11
       mem[0]
                = 8'b0000 0001;
  // mem[1]
  // mem[2]
                 = 8'b1000 1000;
   11
        . . .
       mem[127] = 8'b1111 1111;
   // end
   always @(posedge clk) begin
      if (wr en == 1'b1) begin
        mem[addr wr] <= data in;</pre>
                                    // write mem
      end
      data out <= mem[addr rd];</pre>
                                    // read mem
   end
endmodule
```

M10K Basic SRAM Template

- In the general case, it does not appear to be helpful to use any pragmas for M10K memory declarations
- This example instantiates a 24-bit × 1024-word memory which should be built from *three* M10K memory block arrays—because one M10K can have 8 or 10 bits per word when configured for 1024 words.

```
module basic ram (
                 clk,
   input
   input
                 wr en,
   input [23:0] data in,
  output [23:0] data out,
  input [9:0]
                 addr wr,
  input [9:0]
                 addr rd
  );
  reg [23:0] mem [1023:0];
  // To initialize the RAM, Quartus supports initialization
  // which normal RAMs and synthesis do not support.
  // initial begin
   11
       mem[0]
                  = 24'h03B03F;
  // mem[1]
                = 24'h000FFF;
  11
       mem[2]
                  = 24'hBEBEBE;
   11
        . . .
        mem[1023] = 24'h726384;
   11
   // end
  always @(posedge clk) begin
      if (wr en == 1'b1) begin
         mem[addr wr] <= #1 data in;</pre>
                                        // write mem
      end
      data out <= #1 mem[addr rd];</pre>
                                        // read mem
   end
endmodule
```

M9K and M10K Verilog

As stated in the Verilog Single-Bit Memories handout, there should normally not be any logic in register declarations:
 always @ (posedge clock) begin

This rule is even more important when coding block RAMs. In many cases the compiler will not use a block RAM (and use many LUTs instead) if this rule is violated.

M9K Basic SRAM Template

- "In addition to specifying the type of memory block for the RAM implementation, by setting the value to "no_rw_check", you can use the ramstyle attribute to indicate that you do not care about the output of the inferred RAM when there are simultaneous reads and writes to the same address. By default, Quartus Prime tries to create an inferred RAM with the same read-during-write behavior as your HDL source. In some cases, a RAM must be mapped into logic because it has a read-during-write behavior that is not supported by the memory blocks in your target device. In other cases, Quartus must insert extra logic to mimic your read-duringwrite behavior, which can increase the resource requirements or reduce the performance of your design. Setting the "no_rw_check" value directs the Quartus Prime Compiler that the read-during-write behavior of the HDL source does not need to be preserved.
- You can specify both a block-type and "no_rw_check" in a single attribute by separating the values with a comma, for example "no_rw_check, M9K", or you can specify only a block-type or "no_rw_check".

132

M9K Simultaneous Write and Read Operations

- M9K block RAMs behave differently with various port configurations and various selectable simultaneous write/read characteristics
- Selectable "old" or "new" from a single port is likely implemented by the order the RAM performs the two operations
 © B. Baas



3. Intel MAX 10 Embedded Memory Design Consideration UG-M10MEMORY | 2018.06.12

3.5. Selecting Read-During-Write Output Choices

- Single-port RAM supports only same-port read-during-write. The clock mode must be either single clock mode or input/output clock mode.
- Simple dual-port RAM supports only mixed-port read-during-write. The clock mode must be either single clock mode, or input/output clock mode.
- True dual-port RAM supports same port read-during-write and mixed-port readduring-write:
 - For same port read-during-write, the clock mode must be either single clock mode, input/output clock mode, or independent clock mode.
 - For mixed port read-during-write, the clock mode must be either single clock mode, or input/output clock mode.

Note:

If you are not concerned about the output when read-during-write occurs and want to improve performance, select **Don't Care**. Selecting **Don't Care** increases the flexibility in the type of memory block being used if you do not assign block type when you instantiate the memory block.

Table 12. Output Choices for the Same-Port and Mixed-Port Read-During-Write

Memory Block	Single-Port RAM	Simple Dual-Port RAM	True Dual-Port RAM	
	Same-Port Read- During-Write	Mixed-Port Read- During-Write	Same-Port Read- During-Write	Mixed-Port Read-During Write
мэк	 Don't Care New Data Old Data 	Old DataDon't Care	New DataOld Data	Old DataDon't Care

Example Design Utilizing LUT Memory

 In this example, the M9Ks are not enabled and the large ROM memories are implemented using individual Logic Elements



© B. Baas

Example Design Utilizing Block RAM Memory

- In this example, the M9Ks are enabled
- Many Logic Elements are freed for other uses
- Should have a higher maximum clock frequency
- Should dissipate lower power

User Flash Memory

© B. Baas