


EËC 180 - LAST LECTURE!

June 3,
2021


FPGAs

- Logic cells
Comb. Logic Block (CLBs)




ROM
in normal function
(actually an SRAM)

- Interconnect




- User mode
- Program ~~mode~~ mode



- JTAG interface controlled by a PC
- micro controller on board
- ROM on board

JTAG

- slow serial simple interface
- originally designed for an external tester to test a chip



1) Altera / Intel

- | | |
|-----------|-----------------------------|
| • Stratix | High perf. |
| • Arria | Balanced cost, power, perf. |
| • Cyclone | Low cost |
| • Max | " " , Non-volatile memory |

* D510-Life
Max 10

2) Xilinx

- Virtex High end 364 K - 1,221 K LUTs
- Kintex Balanced 41K - 298K LUTs
- Artix Low power 8K - 134K LUTs
- Spartan Low cost 3752 - 64,000 LUTs

LUT - Lookup Table (ROM / SRAM)

6-inputs (64 words)

(2) 5-input tables (2 x 32 words)


"Slice"

- 4 LUTs
- 4 FFs ↔ 8 latches
- Muxes
- Carry logic

Using LUTs

| T.T. | ABCDEF | out |
|------|--------|-----|
| | 000000 | 0/1 |
| | 000001 | 1/1 |
| | . | . |
| | . | . |
| | . | . |
| | . | . |
| | . | . |
| | . | . |
| | 111111 | 1 |


6-input AND



a) 6-input AND




b) 2-input AND






| A | B | C | D | E | F | out |
|---|---|---|---|---|---|-----|
| 0 | 0 | 0 | | | | 0 |
| 0 | 0 | 1 | | | | 0 |
| 0 | 1 | 0 | | | | 0 |
| 0 | 1 | 1 | | | | 1 |
| 1 | 0 | 0 | | | | 0 |
| | | | | | | 0 |
| | | | | | | 0 |
| | | | | | | 1 |

c)




d)




- std cells
- lib
 - AND
 - OR
 - INV
 - FFs

- lib
- FPGA
- CLB
 - interconnect

- FPGA
- LUTs
 - interconnect
 - muxes control








Word size and growth

Add/Sub


Must maintain accuracy → keep bits
 Store, transmit data → reduce bits



Mult




Divide



• No min width precision for quotient

$a = b \times c$



1) Rounding

0.XXXXXX



0.XXX

Hw:

1) truncation

2) Add 1/2

LSB and

-3.5 → -3

truncate

3) "optimal"



-3.5 → -4

2) Subtraction

- reduce

from

MSB side

XXXXXX



XXXX