


May 25,
2021



Memories

View 1

- Datapath
- Control
- Memory
 - 1) Single-bit
 - 2) Array

View 2

- Rd/Wr
 - SRAM
 - DRAM

• Rom



- Base Rom
- PROM
- synth, from std. cells

• Non-vol. Rd/Wr

- EPROM
- Flash

View 3

- Combinational logic
 - ROM
- Feels comb.
 - PROM
 - EPROM
- Sequential
 - SRAM
 - DRAM
 - Flash





Bit-slicing

- Increase word width

1024
 - Ex: Have: 1Kword x 8 bits
 Want: 1Kword x 32 bits

$$\log_2(1024) = 10$$









Banking

- Increase number of words

- Ex: Have: 1024 words x 8 bits 10 bit addr
 want: 4KW x 8 bits 12 bit addr





Views 4

1) On-chip ~~in~~ "macros"

2) Synthesis from Verilog

A) Std. Cells

B) FPGA CLBs

3) Off-chip

- Large DRAM

- Flash

Verilog

Declare 16 bit x 128 word

```
reg [15:0] Mem [0:127];
```

Read port


```
data_rd = Mem [addr_rd];
```

- Combinational circuit

- Think of it as a huge mux tree

Write

```
Mem [addr_wr] <= #1 data_wr;
```




"asynchronous" read

Synchronous Read

```
data_rd <= #1 Mem[addr_rd];
```

• This is how the Max
block RAM works



Total memory size = # words × # bits/word
= 2^{addr} × data width

