



May 18,
2021

Pipelining




$$\text{out} = \sum \sqrt{(a \times b) \pm (c/d)}$$



pipelining

Ex: car factory

- engine
- paint
- install engine
- install interior



Break up logic (factory) into N pieces

Work on N pieces of data (cars) at a time

+ $f_{max} \approx N \times \text{higher}$

+ throughput $\approx N \times \text{higher}$

Not exactly true due to:

- t_{setup}
- $t_{clk-to-Q}$
- can't partition logic into equal pieces

- More area

- More energy per operation (almost certainly)

- Latency will increase $1 \sim \rightarrow N \sim$

However clock frequencies $< \sim N \times$ higher


Ex: 1 GHz (1ns) \rightarrow pipeline 4 stages \rightarrow 3.2 GHz (0.31ns)

Latency 1.24ns now

- Control complexity

- Multiple ops in process at a time

Pipeline diagram



Ex:



clk-to-Q	150 ps
t_{setup}	100 ps
t_{hold}	125 ps
$t_{max-skew}$	50 ps

Logic can be broken into pieces :

- 600 ps
- 500 ps
- 200
- 300
- 200
- 200 ps

① Unpipelined $f_{max}?$


$f_{max} = \text{Min cycle time for clock}$

$$\text{Min cycle time} = \overset{\text{clk-to-Q}}{150 \text{ ps}} + \overset{\text{logic}}{2000 \text{ ps}} + \overset{\text{setup}}{100 \text{ ps}} + \overset{\text{skew}}{50 \text{ ps}}$$

$$= 2300 \text{ ps}$$

$$f_{max} = 434 \text{ MHz}$$


$$\text{Overhead} = 150 \text{ ps} + 100 \text{ ps} + 50 \text{ ps} = 300 \text{ ps}$$



$$\text{Throughput} = 434 \text{ million ops/sec}$$

$$\text{Latency} = 2300 \text{ ps}$$

② Highest f_{max}




$$\text{Min cycle time} = 150 \text{ ps} + 600 \text{ ps} + 100 \text{ ps} + 50 \text{ ps}$$

$$= 900 \text{ ps}$$

$$f_{max} = 1.11 \text{ GHz}$$


900ps



time

$$\text{Throughput} = \frac{1}{900 \text{ ps}} = 1111 \text{ million ops/sec}$$


$$\text{Latency} = 4 \times 900 \text{ ps} = 3600 \text{ ps}$$



$$\text{Min cycle time} = 150 \text{ ps} + 700 \text{ ps} + 100 \text{ ps} + 50 \text{ ps}$$


$$= 1000 \text{ ps}$$

$f_{max} = 1.0 \text{ GHz}$







Throughput = 1000 million ops/sec

Latency = 3 * 1000 ps = 3000 ps




• Balanced delays in each stage... ideally

- Ideally:
 - fewer stages
 - less latency
 - simpler control




interconnect delays



Suggestion :-

- Always register all inputs
- Add output registers as necessary

Memory



I. Single-bit

* II. Array

Used in ^{gen. purp.} processors

- 1) Instructions
- 2) Data

- Datapaths
- Control
- Memory

Special-purp. proc.

- 1) Buffering
- 2) Fixed constants

3) often relatively small (8-64-1024 words common)

Key design goal : Density Area