


May
6,
2021

Requirement #2 - Logic is not too fast
Clock is not too skewed

An Aside




let $f_{cm} = 1.0 \text{ GHz} \rightarrow t_{\text{cycle}} = 1 \text{ ns}$



clk2 is 0.1 ns later than clk1 and clk3

$t_{\text{cycle}_A} = 1.1 \text{ ns}$


$t_{\text{cycle}_B} = 0.9 \text{ ns}$




Enabled by clock ~~skew~~ skew



All correct



Failure - hold time violation!




Failure - setup time




Failure - race through

Timing violations



Worst case - race through
clk skew




$$t_{\text{clk-to-Q}} + t_{\text{logic min}} + t_{\text{wire}} > t_{\text{clk-skew}} + t_{\text{hold}}$$

for correct
operation

What if the requirement is violated?


A) Design Time

- lower clock skew



- increase $t_{\text{logic min}}$

Very easy!
Add slow circuits



B) After chip is built


- all terms in eqn. are in silicon / chip
- no fixes possible!

$\therefore$ Hold time violations are dangerous!


Interfacing with input signals

I. Debounce the input


1) Low-pass filter, e.g. RC



2) Double-throw switch w/ an SR latch




3) Some type of sampling or gating circuit








• 0.5-10 μ s debounces SW and KEY

II. Edge Detection





1) Add extra states into FSM





Register all inputs into a block



led = 10'6000 ~ 0,