






April 27, 2021

Rules of FFs

- 1) If we only FFs
- 2) For comb. logic, use "=" (verilog)
- 3) For FFs, use "<=" (verilog)
- 4) Add #1 clk-to-Q
- 5) Avoid logic in FF decl. block
- 6) clustering
- 7) 2 clock rules
- 8) Signal name conventions



Reset, Preset, Enable




```

always @ (posedge clk) begin
  if (En == 1'b1) begin
    out <= #1 D;
  end
end
end

```


Compare w/ Mistake #4

reset	enable	Action
0	0	nothing
0	1	D FF
1	0	reset or do nothing
1	1	reset, Q=0




- reset only key registers
- multi-cycle reset

- Min. # of resettable FF





Asynchronous resets

- glitch on reset signal



- difficult to test
- needed in some cases
 - clk generator

Rule #9 : Use only synch reset in V&O



4 things in verilog


1) wire x;
assign x = ~~~~~;



2) reg. y;
always ~~~~~
~~~~~  
~~~~~  
end



3) reg z;
always @ (pos ~~~) ~
~~~~~  
~~~~~  
~~~~~



## 4) module instantiation



| a | b | c | d | x |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 |

| a | b | c | d | x |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 |

always @ (a or b or c or d) begin  
out = 1'b0;  
if (~~~~~) ~  
out = 1'b1;  
end  
end



## Digital Systems

- 1) Datapath ✓
- 2) Memory ✓
- 3) Control

Typically small HW  
" large Verilog

∴ care little about area  
" " " performance

- Verilog is complex
- + many bugs



Design process

Think

regs.

Think ←

state diagrams

block diagrams

timing diagrams

signal names

Think

;

Then

- verify

- test it

\* Clear code

Reduce state


Adding state

I. Counters


output = state

often increment or decrement

Fixed simple circular counter



• Count Up Counter



Homework 8, 13

