



April 20, 2021

Adders + Subtractors

"full view"




"iterative"

Adders

- 2-input adder
- both inputs same width

→ width of sum = width of inputs + 1




1) Carry-Propagate Adders (CPA)

- output is a single word


- carry must propagate

- normal addition





2) Carry-Save Adders (CSA)

- output is not one word
- " is 2+ words
- input is 3+ words




Full Adder



$$\begin{array}{r} a \\ b \\ + c \\ \hline Co \ S \end{array}$$

1) Ripple-Carry Adder

- simplest CPA
- smallest CPA
- = slowest CPA



Subtractors

- requires a signed format



Ex: $1 - 2 = -1$

- we will use 2's complement

- Use a 2's compl. adder

$$A - B = A + (-B)$$

$$= A + (\sim B) + 1$$




add/sub

	X	Y	XOR
0	0	0	0
0	1	1	1
1	0	1	1
1	1	1	0

$$B = B \text{ XOR } \textcircled{0}$$

$$\bar{B} = B \text{ XOR } \textcircled{1}$$



$$\sim B = (B) \text{ XOR } (\text{Add/Sub})$$

Sign Extension

- needed for 2's complement addition

Ex: $-5 + 18$

-8 4 2 1

$$\begin{array}{r}
 \begin{array}{ccccccc}
 & & & 1 & & & \\
 0 & 0 & 0 & 1 & 0 & 1 & 1 \\
 + & 0 & 1 & 0 & 0 & 1 & 0 \\
 \hline
 0 & 1 & 1 & 1 & 0 & 1 &
 \end{array}
 \end{array}
 \begin{array}{l}
 = -5 \\
 = +18 \\
 = +29 \\
 =
 \end{array}$$

-32 16 8 4 2 1

Rule #1: input + output word widths are the same!

input #1: $8 + 2 + 1 = 11$

$$\begin{array}{r}
 18 \\
 \hline
 29
 \end{array}$$

Rule #2: the value of a 2's complement # will never change due to sign extension

$$\begin{array}{l}
 1 \ 0 \ 1 \ 1 = -8 + 2 + 1 = -5 \\
 \uparrow \\
 1 \ 1 \ 0 \ 1 \ 1 = -16 + 8 + 2 + 1 = -5 \\
 \uparrow \\
 1 \ 1 \ 1 \ 0 \ 1 \ 1 = -32 + 16 + 8 + 2 + 1 = -5
 \end{array}$$

Procedure:

1) Calculate min width of sum

2) Sign extend inputs to width as answer (sum)

Ex. a 8 bits

$$\{a[1], a[1], a\}$$

3) Add as usual

4) Ignore bits that ripple to the left of answer's MSB

$$\begin{array}{r}
 \begin{array}{|c|c|c|c|c|c|c|c|}
 \hline
 1 & 1 & 1 & 1 & 0 & 1 & 1 & \\
 \hline
 0 & 0 & 1 & 0 & 0 & 1 & 0 & \\
 \hline
 1 & 0 & 0 & 0 & 1 & 1 & 0 & 1 \\
 \hline
 \end{array}
 \end{array}$$

-5
+18
+13 ✓

$$[-8, +7] \quad 4\text{-bit}$$

$$[-32, +31] \quad 6\text{-bit}$$

$$[-40, +38]$$

↓

7 bits

Single - Bit Memories


Memory

1) Single - Bit - have data input + data output


a) Clock-less latch



b) Transparent level-sensitive latches



* c) Edge-triggered FFs



2) Array - have an address

a) SRAM

b) DRAM

c) Flash

d) etc...

