

April 13, 2021


Time + Delay

1) Wait clock time

* 2) Time within a simulation
set by "#"


3) Circuit delays

- cell or timing models
- for Static Timing Analysis
- t_p found by spice
- measured silicon



n // delay on n units

Ex: a = 1'b0;
#5;
a = 1'b1;
#3;
a = 1'b0;



Three places for "#" delays

1) Verilog test bench - must be used

2) In a FF declaration (in HW verilog !)

- timing diagrams more readable
- often give a warning
- clock-to-Q delay

3) cell libraries

time scale time unit base / precision base

↑ #1 delay

Base {s, ms, us, ns, ps, fs}

Ex: time scale 1ns / 10ps

#5 → 5 ns delay

4 Common Mistakes

① wire b;
 reg outj
 always c (--) begin
 out = x;
 =
~~assign b = --;~~
 end

② setting some reg in multiple always blocks

```

always
if (reset == 1'b1) begin // reset
  X = 1'b0;
end


```

```

always
  X = a + b;
end


```

③ Inferring state in combinational logic w/ an incomplete sensitivity list



```

reg out;
always @ (a) begin
    out = a & b;
end
    
```




```

always @ (*) begin
    
```

④ Infer state by not setting a reg in all paths

```

always @ (*) begin
    if (xyz == ~) begin
        freq-c = abc;
    end
    =
    
```



```

case (freq) begin
    3'b000: freq-c = ~
    3'b001: freq-c = ~
endcase
    
```


```

end
    
```

3 fixes: a) add default at beginning of always

Ok for testbench but not HW

- # delay
- signed reg
- signed wire
- "for" loops
- # write
- # display
- @(posedge clock) } w/o "always"
- @(negedge clock)
- repeat (50) @(posedge clock)
- # stop;
- # finish;
- 'time scale - first line of top-level testbench



Approach 1

initial begin

in = 4'b0000;

clk = 1'b0;

reset = 1'b1;

#10; clk = 1'b1; #10; clk = 1'b0; •


reset = 1'b0;

#10; clk = 1'b1; #10; clk = 1'b0; •

≡≡≡

#stop;





Approach 2

