





April 6, 2021

4 M
 12 17 M11-12
 * 26 3 M12-1
 22 7 M4-5



1) Std Cell Library: INV, NAND, NOR, XOR, FF, AOI
 Multiple strengths for each INV-X1, INV-X2, ...

2) FPGA - LUT, CLB, slice



Verilog (HDL)

- Digital Sys Design is important
- Verilog tells computer your design
- + Submitted work in verilog
- + Know lang. basis

Std. Prog. Lang.: C, C++, python, etc.

- code an algorithm
- calc. a result
- SW

HDL

- code HW
- HW designer
- Best when you use basis of lang.

Design Process

- Think ←
- Draw diagrams
- Signal names
- Logic vs. FFs/registers
- Pipeline
- Think →




- Then
 - write verilog
 - test
 - optimize it - FPGA

Verilog

- invented 1983
- variants 2001 IEEE 1364-2001
 - signed
 - always e (*)
- 2005
- similar to C
- high-tech companies

VHDL


- 1987 by US DOD
- similar to Ada
- govt and defense
east coast
universities



Module

```
1) module abc (in1, out1)
    input in1;
    output out1;
```

```
    wire out1;
    assign out1 = a & b;
end module
```



```
* 2) module abc (
    input in1,
    output wire out1 // declare wire
);
wire out1;
end module
```

Comments


```
~~~~~ // comment
/* comment
=
*/
```

Values

0 or 1

x or X // unknown

z or Z // floating, high impedance



Constants

- binary b
 - hex h
 - octal o
 - decimal d
- ↓

[size in bits]' [base][value]

"_" helpful but ignored

- | | binary |
|----------------|---------------------|
| - 1'b0 | 0 |
| - 1'b1 | 1 |
| - 4b0101 | 0101 |
| - 5'h0B | 01011 |
| - 16'h3F09 | 0011 1111 0000 1001 |
| - 8'b0101_1010 | 01011010 |

- ~~8'd3~~

8'd003 ←

8 bit range

[0, +255]

=
3 digits

- 8 bits 4

8'd004 ←

- 6'h0B

001011

Concatenation

a || = {g, h, j, k, m}



↑
30 bits

← 6 bits each

ex: b = {a[3], a[3], a[3:0]}; // sign extension

3 Ways to Specify HW

- ① instantiate a module
- ② wire, declare with assign
- ③ reg, declare with always block



$$b = \{a[3], a[3], a\};$$