


STEPS TO DESIGN COMPLEX DIGITAL SYSTEMS


Steps to Design Complex Digital Systems

- This is an example design flow; different specifications may require or favor a different approach
- 1) Design a pipelined block diagram that meets the computational requirements

- a) The datapath may require many pipeline stages




- b) The controller(s) and/or counter(s) are typically simple single-stage blocks



Steps to Design Complex Digital Systems

- 2) Draw a complete and detailed timing diagram that enables the hardware in the pipelined block diagram to meet the computational requirements. The diagram must include:
 - All system inputs
 - All key internal signals including any different versions of the same signal in different pipeline stages
 - All system outputs



- 3) Iterate steps #1 and #2 as many times as necessary until you are quite sure it will meet all specifications

Steps to Design Complex Digital Systems

- 4) Design the controller(s)
 - Plan states and counter(s)
 - Draw state graphs
 - Add all key signals to the Timing Diagram; make sure the essential signals are available during the clock cycle when needed
- 5) Stare at all diagrams and modify your design until you are quite sure it will work
- 6) *Begin* thinking about things like **case** statements, **if/then/else** statements etc. Type in verilog. Begin debugging.