The only thing in your HW verilog

1. wire x;
   assign x = ~ ~;

2. reg y;
   always @ (inputs of y) begin
     y = ~ ~;
   end

3. reg z;
   always @ (posedge clk)
     z <= #1 z_c;
   end

4. instantiate a module