



The only things in your HW verilog


① wire X;  
assign X = ~~~;



② reg y;  
always @ (inputs of y) begin  
    y = ~~~;  
end



③ reg z;  
always @ (posedge clk)  
    z <= #1 z\_c;  
end



④ instantiate a module