UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering

EEC 18

DIGITAL SYSTEMS I

Fall 2024

Lab 2: Combinational Circuit Design

Objective

The purpose of this lab is to learn how to design a simple combinational logic circuit. You will enter your design in Quartus as two different schematics and simulate them using ModelSim-Altera. Then you will verify your designs on the DE10-Lite board using the switches and one of the HEX 7-segment displays.

Preparation (Pre-lab)

Before coming to the first lab session, complete the following tasks:

Generate a truth table for the 3 inputs and 8 outputs for the described circuit.

Problem Specification

The circuit uses 3 binary inputs, S2, S1, and S0, to produce eight different outputs (7 segments + decimal point) on a single 7-segment display. The board's 7-segment displays operate with *active-low* operation, meaning a low voltage (logic 0) turns *on* an LED segment while a high voltage (logic 1) turns *off* the segment. Therefore, your circuit's outputs must be designed active-low.

Instead of standard binary encoding, the sequence uses a reflected binary code or Gray code. Unlike binary, which can have multiple bits change between adjacent numbers (e.g., 011 followed by 100), Gray code is an ordering in which all successive values differ in only one bit. This encoding is also used on the axes in Karnaugh maps, which are used in this lab to simplify the output segment equations.



Figure 1. Animation pattern (dark or red segment = "LED on", light or white segment = "LED off")



Figure 2. Development Board (DE10-Lite User Manual p. 4)



Figure 3. Connections between the 7-segment display and the MAX10 FPGA (DE10-Lite User Manual p. 28). The three signals from the S2, S1, and S0 switches that are inputs to the MAX10 FPGA are not shown.

Combinational Circuit Design

Using the truth table from the pre-lab, design **two** combinational circuits which satisfy the following problem specifications:

- 1. Design and draw a schematic in Quartus of a sum of products (SoP) solution using AND gates followed by OR gates. Use a unique project name such as **lab2_sop**. Follow the procedure given in Lab 1 for creating a Quartus project. Configure your project to use the ModelSim-Altera simulator.
- 2. Design and draw a schematic in Quartus of a product of sums (PoS) solution using OR gates followed by AND gates. Use a unique project name such as **lab2_pos**. Again, follow the procedure given in Lab 1 for creating a Quartus project and configure your project to use the ModelSim-Altera EDA tool.

For each design (SoP and PoS), create Karnaugh maps to create simplified equations for each of the seven segments. Use GND to keep a segment always on or VCC to keep a segment always off. The three switches will act as inputs and control the displayed pattern on the 7-segment display. Name the input pins SW[2], SW[1] and SW[0] to correspond to switches on the DE10-Lite board.

Hint: An easy way to draw your schematic is to connect signals by name rather than drawing wires. For example, you can wire up your input pins as shown below and then use the names S0, S0N, S1, S1N, S2, S2N as inputs to logic gates without connecting wires to the inputs. This can make your schematic much easier to read.



Figure 4. Input signals from SW[2] – SW[0]

Similarly, name the output pins HEX0[0], HEX0[1], HEX0[2], ... to map them to the appropriate segments on HEX0 of the DE10-Lite board.

Make sure to import the pin assignments file to assign your input and output components to the correct pins on the MAX 10 FPGA on your DE10-Lite board. Follow the procedure described in Lab 1 and verify the pin assignments in the Assignment Editor.

NOTE: When compiling your design, you may be asked to save your changes to the "Chain#.cdf". There is no reason to save this file so you can just click **No** and continue.

I. After completing your designs, verify both of your schematics by simulation using ModelSim-Altera. In the simulation, drive the 3 input signals through all 8 combinations and verify that the correct outputs are driven by each output signal equation.

To run Modelsim from Quartus, compile the entire design and select Tools > Run Simulation Tools > Gate Level Simulation. To simulate your design, select **Simulate > Start Simulation...** from the toolbar menu. Click on the **Design** tab and select your design file in the work library as shown below. (Do not click the **OK** button yet).

Design VHDL Verilog	Libraries SDF	Others
▼ Name	Type	Path
- work	Library	gate_work
	Module	C:/Users/halsted/quartus_projects
M lab2_pos	Module	C:/Users/halsted/quartus_projects
gate_work	Library	C:/Users/halsted/quartus_projects
	Library	\$MODEL_TECH//altera/vhdl/220m
- 220model_ver	Library	\$MODEL_TECH//altera/verilog/22
🖅 👖 altera	Library	\$MODEL_TECH//altera/vhdl/altera
altera_Insim	Library	\$MODEL_TECH//altera/vhdl/altera
altera_Insim_ver	Library	\$MODEL_TECH//altera/verilog/alt
altera_mf	Library	\$MODEL_TECH//altera/vhdl/alter
•		•
Design Unit(s)		Resolution
work.lab2_pos		default

Figure 5. Gate Level Simulation

Next, click the Libraries tab in the *same* Start Simulation dialog box. Click the Add... button to the left of the Search Libraries (-L) pane. A Select Library dialog box will pop up. Select the down arrow \blacksquare and scroll down through the list of libraries. Select altera_ver and fiftyfivenm_ver, as shown below. Modelsim will not be able to simulate your Quartus schematic without these libraries added.

K Start Simulation	×
Design VHDL Verilog Libraries SDF Others	<u>*</u> *
altera_ver fiftyfivenm_ver	Add Modify Delete
-Search Libraries First (4 f)	Add Modify Delete
	OK Cancel

Figure 6. Simulation Libraries for Gate Level Simulation

Next, right-click on HEX0 in the Objects window and select **Add Wave**. (If you do not see the Objects tab, select View > Objects). This will open a Wave window if one isn't already open. Then right-click on SW in the Objects window and select **Add Wave**.

Right-click on SW in the Wave window and select Force... and force the SW value to a 3-bit value, as shown below.

Force Selected Signal	×
Signal Name: sim:/lab	2_pos/SW
Value: 000	
Kind	
C Freeze 🔍 Drive	C Deposit
Delay For: 0	
Cancel After:	
	OK Cancel

Figure 7. Forcing SW value

(You should be able to select the Kind to Freeze or Drive.) After forcing the inputs, run the simulation for 20 ns and then give the inputs a new value. The figure below shows the output waveform after three 20 ns steps have been run.

I Wave					
File Edit View Add Format Tools Bool	kmarks Window Help				
📰 Wave - Default					
📗 🖬 • 🚅 🖬 🏷 🎒 🧎 🛍 🛍 💭 😂	💿 - M 🗄 🛛 🕸 沈 🕮 🛺 🛛	🌋 📙 💁 🎓 🛶 🕴 📰 📃	20ns 븆 🖳 🚉 🔩 🗱 🍩 🕴	💁 💁 🚸 📔 🏞 ᡐ	🕇 🗄 • 🙈 i
] 3≪ - ≫£ - ∰• Search:	. Q Q Q ,	l 🔳 🔳 🗌 🖉		,	
သ - Msgs					
	0010000	0011100	0001000		
	000	001	011		
A 📰 🕤 Now 60000 ps	os 10000 ps	20000 ps 300	00 ps 40000 ps	50000 ps	60000 ps
Gade Cursor 1 0 ps	0 ps				
	4				
0 ps to 107153 ps //ab2_pos/HEX0					

Figure 8. ModelSim Wave Window

II. Run your simulation for the complete eight 20 ns steps. Print out the waveforms showing the entire count sequence in Gray code order. Simulate *both* of your designs, then have your TA verify both and sign your verification sheet.

III. Program both of your designs on the DE10-Lite board using switches SW2–SW0 to produce all 8 input combinations, and verify the correct symbols appear on one of the HEX displays. Have your TA verify your working circuits and sign your verification sheet (or record as the TA determines).

Lab Report

Each individual will be required to submit a lab report. Use the format specified in the "Lab Report Requirements" document available on the class web page. Submit the following items:

- **Lab** cover sheet with TA verification for circuit simulation and circuit performance
- □ Graded pre-lab
- **□** Truth table for inputs and outputs to meet the design specifications.
- **Quartus schematics for the two combinational networks**
- **Gamma** Simulation waveforms for the two combinational networks
- □ Complete paper design for the AND-OR network including K-maps and minimized sum of products (SoP) equations for each of the output signals.
- □ Complete paper design for the OR-AND network including K-maps and minimized product of sums (PoS) equations for each of the output signals.