

Instruction Level Parallelism and Its Dynamic Exploitation

Venkatesh Akella
EEC 270
Winter 2005

Based on Original Lecture Material from
- Prof. David Culler, UC Berkeley
& Prof. Al Davis, University of Utah

Chapter 3 - ILP

How to Improve CPI?

- a) In-order issue and In-order completion is rather limited
- b) Allow out-of-order issue
- c) Allow out-of-order completion
- d) Allow both
- e) Multiple Issue
- f) Basic block is small - 4-7 instructions before we hit a control flow instruction
- g) Look for ILP across basic blocks
- h) Predict Branches
- i) Speculation

Exploit instruction level parallelism
Have multiple functional units to execute more than one instruction at the same time

Chapter 3 - ILP

Basic Problems to address

- Detecting data hazards - with larger window sizes becomes more complex
 - Deal with control hazards
 - Deal with out-of-order execution
 - Deal with out-of-order completion
 - Precise Interrupts
- Two Philosophies**
- **Static** (Let the compiler figure these out and deal with them) - Chapter 4
 - **Dynamic** (Let the hardware figure it out) - Chapter 3
 - Both, yes, the familiar co-design again - Itanium approach

Chapter 3 - ILP

Roadmap

Technique	Reduces
Dynamic scheduling	Data hazard stalls
Dynamic branch prediction	Control stalls
Issuing multiple instructions per cycle	Ideal CPI
Speculation	Data and control stalls
Dynamic memory disambiguation	Data hazard stalls involving memory
Loop unrolling	Control hazard stalls
Basic compiler pipeline scheduling	Data hazard stalls
Compiler dependence analysis	Ideal CPI and data hazard stalls
Software pipelining and trace scheduling	Ideal CPI and data hazard stalls
Compiler speculation	Ideal CPI, data and control stalls

Chapter 3 - ILP

Instruction-Level Parallelism (ILP)

- Basic Block (BB) ILP is quite small
 - BB: a straight-line code sequence with no branches in, except to the entry and no branches out except at the exit
 - average dynamic branch frequency 15% to 25%
 - => 4 to 7 instructions execute between a pair of branches
 - Plus instructions in BB likely to depend on each other
- To obtain substantial performance enhancements, we must exploit ILP across multiple basic blocks
- Simplest: **loop-level parallelism** to exploit parallelism among iterations of a loop
 - Vector is one way
 - If not vector, then either dynamic via branch prediction or static via loop unrolling by compiler

Chapter 3 - ILP

Data Dependence and Hazards

- Instr_J is **data dependent** on Instr_I
 Instr_J tries to read operand before Instr_I writes it
 - I: add $r1, r2, r3$
 - J: sub $r4, r1, r3$
- or Instr_J is data dependent on Instr_K which is dependent on Instr_I
- Caused by a "**True Dependence**" (compiler term)
- If true dependence causes a hazard in the pipeline, it is called a **Read After Write (RAW) hazard**

Chapter 3 - ILP

Data Dependence and Hazards

- Dependences are a property of programs
- Presence of dependence indicates potential for a hazard, but actual hazard and length of any stall is a property of the **pipeline**
- Importance of the data dependencies
 - indicates the possibility of a hazard
 - determines order in which results must be calculated
 - sets an upper bound on how much parallelism can possibly be exploited

Chapter 3 - ILP

Name Dependence #1: Anti-dependence

- Name dependence:** when 2 instructions use same register or memory location, called a **name**, but no flow of data between the instructions associated with that name; 2 versions of name dependence
- Instr_J writes operand **before** Instr_I reads it
 - I: sub $r4, r1, r3$
 - J: add $r1, r2, r3$
 - K: mul $r6, r1, r7$
- Called an "**anti-dependence**" in compiler work. This results from reuse of the name " $r1$ ".
- If anti-dependence caused a hazard in the pipeline, called a **Write After Read (WAR) hazard**

Chapter 3 - ILP

Name Dependence #2: Output dependence

- Instr_J writes operand *before* Instr_I writes it.


```

        ↗ I: sub r1,r4,r3
        ↘ J: add r1,r2,r3
          K: mul r6,r1,r7
      
```
- Called an "output dependence" by compiler writers
This also results from the reuse of name "r1"
- If anti-dependence caused a hazard in the pipeline,
called a **Write After Write (WAW) hazard**

Chapter 3 - ILP

Memory Dataflow

- When instructions communicate through memory
- Memory aliasing is a problem
- Eg: store val, 100(r4)
load r5, 20(r6)

How do you know if 100(r4) and 20(r6) are the pointing to the same physical memory location or not?

Impossible to determine statically if two pointers are pointing to the same physical memory location

Dynamic memory disambiguation is needed which adds overhead - runtime check.

Chapter 3 - ILP

ILP and Data Hazards

- **program order:** order instructions would execute in if executed sequentially 1 at a time as determined by original source program
- **HW/SW goal:** exploit parallelism by preserving appearance of program order
 - modify order in manner than cannot be observed by program
 - must not affect the outcome of the program
- Ex: Instructions involved in a name dependence can execute simultaneously if name used in instructions is changed so instructions do not conflict
 - Register renaming resolves name dependence for registers
 - Either by compiler or by HW
 - add r1, r2, r3
 - sub r2, r4, r5
 - and r3, r2, 1

Chapter 3 - ILP

Control Dependencies

- Every instruction is control dependent on some set of branches, and, in general, these control dependencies must be preserved to preserve program order

```

if p1 {
  S1;
}
if p2 {
  S2;
}
  
```

- S1 is control dependent on p1, and S2 is control dependent on p2 but not on p1.

Chapter 3 - ILP

Control Dependence CAN Ignored

- Control dependence need not always be preserved
 - willing to execute instructions that should not have been executed, thereby violating the control dependences,
 - if can do so without affecting correctness of the program
- 2 properties critical to program correctness are exception behavior and data flow

Chapter 3 - ILP

Exception Behavior

- Preserving exception behavior => any changes in instruction execution order must not change how exceptions are raised in program (=> no new exceptions)
- Example:

DADDU	R2 , R3 , R4
BEQZ	R2 , L1
LW	R1 , 0 (R2)

L1 :

 - Problem with moving LW before BEQZ?

Chapter 3 - ILP

Data Flow

- Data flow: actual flow of data values among instructions that produce results and those that consume them
 - branches make flow dynamic, determine which instruction is supplier of data
- Example:

DADDU	R1 , R2 , R3
BEQZ	R4 , L
DSUBU	R1 , R5 , R6
L:	...
OR	R7 , R1 , R8

 - OR depends on DADDU or DSUBU?
Must preserve data flow on execution

Chapter 3 - ILP

Dynamic Scheduling

- Handles cases when dependences unknown at compile time
 - (e.g., because they may involve a memory reference)
- It simplifies the compiler
- Allows code that compiled for one pipeline to run efficiently on a different pipeline
- Hardware speculation, a technique with significant performance advantages, that builds on dynamic scheduling

Chapter 3 - ILP

HW Schemes: Instruction Parallelism

- Key idea: Allow instructions behind stall to proceed
DIVD F0,F2,F4
ADDD F10,F0,F8
SUBD F12,F8,F14
- Enables out-of-order execution and allows out-of-order completion
- Will distinguish when an instruction *begins execution* and when it *completes execution*; between those two times, the instruction is *in execution*
- In a dynamically scheduled pipeline, all instructions pass through issue stage in order (*in-order issue*)

Chapter 3 - ILP

Dynamic Scheduling Step 1

- Simple pipeline had 1 stage to check both structural and data hazards: Instruction Decode (ID), also called Instruction Issue
- Split the ID pipe stage of simple 5-stage pipeline into 2 stages:
- **Issue**—Decode instructions, check for structural hazards
- **Read operands**—Wait until no data hazards, then read operands

Chapter 3 - ILP

A Dynamic Algorithm: Tomasulo's Algorithm





- For IBM 360/91 (before caches!)
- Goal: High Performance without special compilers
- Small number of floating point registers (4 in 360) prevented interesting compiler scheduling of operations
 - This led Tomasulo to try to figure out how to get more effective registers — renaming in hardware!
- Why Study 1966 Computer?
- The descendants of this have flourished!
 - Alpha 21264, HP 8000, MIPS 10000, Pentium III, PowerPC 604, ...

Chapter 3 - ILP

Tomasulo Algorithm

- Control & buffers distributed with Function Units (FU)
 - FU buffers called “reservation stations”; have pending operands
- Registers in instructions replaced by values or pointers to reservation stations(RS):
 - form of register renaming ;
 - avoids WAR, WAW hazards
 - More reservation stations than registers, so can do optimizations compilers can't
- Results to FU from RS, not through registers, over Common Data Bus that broadcasts results to all FUs
- Load and Stores treated as FUs with RSs as well
- Integer instructions can go past branches, allowing FP ops beyond basic block in FP queue

Chapter 3 - ILP



Tomasulo Example Cycle 1								
Instruction status:								
Instruction	<i>j</i>	<i>k</i>	Issue	Exec	Write	Comp	Result	
LD	F6	34+	R2	1				
LD	F2	45+	R3	2				
MULTD	F0	F2	I4					
SUBD	F8	F6	I2					
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					
				Busy	Address			
				Load1	Yes	34+R2		
				Load2	No			
				Load3	No			
Reservation Stations:								
Time	Name	Busy	Op	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>	
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	
	Add1	No						
	Add2	No						
	Add3	No						
	Mult1	No						
	Mult2	No						
Register result status:								
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>
1				FU			Load1	

Chapter 3 - ILP

Tomasulo Example Cycle 2								
Instruction status:								
Instruction	<i>j</i>	<i>k</i>	Issue	Exec	Write	Comp	Result	
LD	F6	34+	R2	1				
LD	F2	45+	R3	2				
MULTD	F0	F2	I4					
SUBD	F8	F6	I2					
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					
				Busy	Address			
				Load1	Yes	34+R2		
				Load2	Yes	45+R3		
				Load3	No			
Reservation Stations:								
Time	Name	Busy	Op	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>	
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	
	Add1	No						
	Add2	No						
	Add3	No						
	Mult1	No						
	Mult2	No						
Register result status:								
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>
2				FU		Load2	Load1	

Note: Can have multiple loads outstanding

Chapter 3 - ILP

Tomasulo Example Cycle 3								
Instruction status:								
Instruction	<i>j</i>	<i>k</i>	Issue	Exec	Write	Comp	Result	
LD	F6	34+	R2	1	3			
LD	F2	45+	R3	2				
MULTD	F0	F2	I4	3				
SUBD	F8	F6	I2					
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					
				Busy	Address			
				Load1	Yes	34+R2		
				Load2	Yes	45+R3		
				Load3	No			
Reservation Stations:								
Time	Name	Busy	Op	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>	
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	
	Add1	No						
	Add2	No						
	Add3	No						
	Mult1	Yes	MULTD	R(F4)	Load2			
	Mult2	No						
Register result status:								
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>
3				FU	Multi1	Load2	Load1	

- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued
- Load1 completing; what is waiting for Load1?

Chapter 3 - ILP

Tomasulo Example Cycle 4								
Instruction status:								
Instruction	<i>j</i>	<i>k</i>	Issue	Exec	Write	Comp	Result	
LD	F6	34+	R2	1	2	3		
LD	F2	45+	R3	2	3	4		
MULTD	F0	F2	I4	3				
SUBD	F8	F6	I2	4				
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					
				Busy	Address			
				Load1	No			
				Load2	Yes	45+R3		
				Load3	No			
Reservation Stations:								
Time	Name	Busy	Op	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>	
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	
	Add1	Yes	SUBD	M(A1)				
	Add2	No						
	Add3	No						
	Mult1	Yes	MULTD	R(F4)	Load2			
	Mult2	No						
Register result status:								
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>
4				FU	Multi1	Load2	M(A1)	Add1

- Load2 completing; what is waiting for Load2?

Chapter 3 - ILP

Tomasulo Example Cycle 5									
Instruction status:									
Instruction	j	k	Issue	Exec	Write	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No
LD	F2	45+	R3	2	4	5		Load2	No
MULTD	F0	F2	F4	3				Load3	No
SUBD	F8	F6	F2	4					
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2						

Reservation Stations:									
Time	Name	Busy	Op	S1	S2	RS	RS	Qj	Qk
2	Add1	Yes	SUBD	M(A1)	M(A2)				
	Add2	No							
	Add3	No							
10	Mult1	Yes	MULTD	M(A2)	R(F4)				
	Mult2	Yes	DIVD		M(A1)	Mult1			

Register result status:										
Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
5	FU	Mult1	M(A2)		M(A1)	Add1	Mult2			

• Timer starts down for Add1, Mult1

Chapter 3 - ILP

Tomasulo Example Cycle 6									
Instruction status:									
Instruction	j	k	Issue	Exec	Write	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No
LD	F2	45+	R3	2	4	5		Load2	No
MULTD	F0	F2	F4	3				Load3	No
SUBD	F8	F6	F2	4					
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2						

Reservation Stations:									
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	RS	RS
1	Add1	Yes	SUBD	M(A1)	M(A2)				
	Add2	Yes	ADDD		M(A2)	Add1			
	Add3	No							
9	Mult1	Yes	MULTD	M(A2)	R(F4)				
	Mult2	Yes	DIVD		M(A1)	Mult1			

Register result status:										
Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
6	FU	Mult1	M(A2)		Add2	Add1	Mult2			

• Issue ADDD here despite name dependency on F6?

Chapter 3 - ILP

Tomasulo Example Cycle 7									
Instruction status:									
Instruction	j	k	Issue	Exec	Write	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No
LD	F2	45+	R3	2	4	5		Load2	No
MULTD	F0	F2	F4	3				Load3	No
SUBD	F8	F6	F2	4					
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2						

Reservation Stations:									
Time	Name	Busy	Op	S1	S2	RS	RS	Qj	Qk
0	Add1	Yes	SUBD	M(A1)	M(A2)				
	Add2	Yes	ADDD		M(A2)	Add1			
	Add3	No							
8	Mult1	Yes	MULTD	M(A2)	R(F4)				
	Mult2	Yes	DIVD		M(A1)	Mult1			

Register result status:										
Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
7	FU	Mult1	M(A2)		Add2	Add1	Mult2			

• Add1 (SUBD) completing; what is waiting for it?

Chapter 3 - ILP

Tomasulo Example Cycle 8									
Instruction status:									
Instruction	j	k	Issue	Exec	Write	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No
LD	F2	45+	R3	2	4	5		Load2	No
MULTD	F0	F2	F4	3				Load3	No
SUBD	F8	F6	F2	4					
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2						

Reservation Stations:									
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	RS	RS
2	Add1	No							
2	Add2	Yes	ADDD	(M-M)	M(A2)				
	Add3	No							
7	Mult1	Yes	MULTD	M(A2)	R(F4)				
	Mult2	Yes	DIVD		M(A1)	Mult1			

Register result status:										
Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
8	FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

Chapter 3 - ILP

Tomasulo Example Cycle 9									
Instruction status:									
Instruction	j	k	Issue	Exec	Write	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No
LD	F2	45+	R3	2	4	5		Load2	No
MULTD	F0	F2	F4	3				Load3	No
SUBD	F8	F6	F2	4	7	8			
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2	6					

Reservation Stations:									
Time	Name	Busy	Op	S1	S2	RS	RS	Qj	Qk
	Add1	No							
1	Add2	Yes	ADDD	(M-M)	M(A2)				
	Add3	No							
6	Mult1	Yes	MULTD	M(A2)	R(F4)				
	Mult2	Yes	DIVD		M(A1)	Mult1			

Register result status:										
Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
9	FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

Chapter 3 - ILP

Tomasulo Example Cycle 10									
Instruction status:									
Instruction	j	k	Issue	Exec	Write	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No
LD	F2	45+	R3	2	4	5		Load2	No
MULTD	F0	F2	F4	3				Load3	No
SUBD	F8	F6	F2	4	7	8			
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2	6					

Reservation Stations:									
Time	Name	Busy	Op	S1	S2	RS	RS	Qj	Qk
	Add1	No							
0	Add2	Yes	ADDD	(M-M)	M(A2)				
	Add3	No							
5	Mult1	Yes	MULTD	M(A2)	R(F4)				
	Mult2	Yes	DIVD		M(A1)	Mult1			

Register result status:										
Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
10	FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

• Add2 (ADDD) completing; what is waiting for it?

Chapter 3 - ILP

Tomasulo Example Cycle 11									
Instruction status:									
Instruction	j	k	Issue	Exec	Write	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No
LD	F2	45+	R3	2	4	5		Load2	No
MULTD	F0	F2	F4	3				Load3	No
SUBD	F8	F6	F2	4	7	8			
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2	6	10	11			

Reservation Stations:									
Time	Name	Busy	Op	S1	S2	RS	RS	Qj	Qk
	Add1	No							
	Add2	No							
	Add3	No							
4	Mult1	Yes	MULTD	M(A2)	R(F4)				
	Mult2	Yes	DIVD		M(A1)	Mult1			

Register result status:										
Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
11	FU	Mult1	M(A2)		(M-M)	M(M)	Mult2			

• Write result of ADDD here?

• All quick instructions complete in this cycle!

Chapter 3 - ILP

Tomasulo Example Cycle 12									
Instruction status:									
Instruction	j	k	Issue	Exec	Write	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No
LD	F2	45+	R3	2	4	5		Load2	No
MULTD	F0	F2	F4	3				Load3	No
SUBD	F8	F6	F2	4	7	8			
DIVD	F10	F0	F6	5					
ADDD	F6	F8	F2	6	10	11			

Reservation Stations:									
Time	Name	Busy	Op	S1	S2	RS	RS	Qj	Qk
	Add1	No							
	Add2	No							
	Add3	No							
3	Mult1	Yes	MULTD	M(A2)	R(F4)				
	Mult2	Yes	DIVD		M(A1)	Mult1			

Register result status:										
Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
12	FU	Mult1	M(A2)		(M-M)	M(M)	Mult2			

Chapter 3 - ILP

Tomasulo Example Cycle 13											
Instruction status:											
Instruction	<i>j</i>	<i>k</i>	Issue	Exec	Write	Comp Result					
LD	F6	34+	R2	1	3	4	Load1 No				
LD	F2	45+	R3	2	4	5	Load2 No				
MULTD	F0	F2	F4	3			Load3 No				
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6	10	11					
Reservation Stations:											
Time	Name	Busy	Op	S1	S2	RS	RS				
				Vj	Vk	Qj	Qk				
13	FU			Mult1	M(A2)	(M-M+M(M-M))	Mult2				
Register result status:											
Clock				F0	F2	F4	F6	F8	F10	F12	... F30
13	FU			Mult1	M(A2)	(M-M+M(M-M))	Mult2				

Chapter 3 - ILP

Tomasulo Example Cycle 14											
Instruction status:											
Instruction	<i>j</i>	<i>k</i>	Issue	Exec	Write	Comp Result					
LD	F6	34+	R2	1	3	4	Load1 No				
LD	F2	45+	R3	2	4	5	Load2 No				
MULTD	F0	F2	F4	3			Load3 No				
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6	10	11					
Reservation Stations:											
Time	Name	Busy	Op	S1	S2	RS	RS				
				Vj	Vk	Qj	Qk				
14	FU			Add1	No						
				Add2	No						
				Add3	No						
				1 Mult1	Yes	MULTD M(A2)	R(F4)				
				Mult2	Yes	DIVD	M(A1)	Mult1			
Register result status:											
Clock				F0	F2	F4	F6	F8	F10	F12	... F30
14	FU			Mult1	M(A2)	(M-M+M(M-M))	Mult2				

Chapter 3 - ILP

Tomasulo Example Cycle 15											
Instruction status:											
Instruction	<i>j</i>	<i>k</i>	Issue	Exec	Write	Comp Result					
LD	F6	34+	R2	1	3	4	Load1 No				
LD	F2	45+	R3	2	4	5	Load2 No				
MULTD	F0	F2	F4	3	15		Load3 No				
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6	10	11					
Reservation Stations:											
Time	Name	Busy	Op	S1	S2	RS	RS				
				Vj	Vk	Qj	Qk				
15	FU			Add1	No						
				Add2	No						
				Add3	No						
				0 Mult1	Yes	MULTD M(A2)	R(F4)				
				Mult2	Yes	DIVD	M(A1)	Mult1			
Register result status:											
Clock				F0	F2	F4	F6	F8	F10	F12	... F30
15	FU			Mult1	M(A2)	(M-M+M(M-M))	Mult2				

Chapter 3 - ILP

Tomasulo Example Cycle 16											
Instruction status:											
Instruction	<i>j</i>	<i>k</i>	Issue	Exec	Write	Comp Result					
LD	F6	34+	R2	1	3	4	Load1 No				
LD	F2	45+	R3	2	4	5	Load2 No				
MULTD	F0	F2	F4	3	15	16	Load3 No				
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6	10	11					
Reservation Stations:											
Time	Name	Busy	Op	S1	S2	RS	RS				
				Vj	Vk	Qj	Qk				
16	FU			Add1	No						
				Add2	No						
				Add3	No						
				Mult1	No						
				Mult2	Yes	DIVD	M(F4)	M(A1)			
Register result status:											
Clock				F0	F2	F4	F6	F8	F10	F12	... F30
16	FU			M*F4	M(A2)	(M-M+M(M-M))	Mult2				

Chapter 3 - ILP

Faster than light computation
(skip a couple of cycles)

Chapter 3 - ILP

Tomasulo Example Cycle 55

Instruction status:		Issue		Exec	Write			
Instruction	j	k	Op	Comp	Result	Busy	Address	
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5	56	57		
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:		S1	S2	RS	RS		
Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
1	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	FU	M*F4	M(A2)	(M-M+M)(M-M)	Mult2					
55										

Chapter 3 - ILP

Tomasulo Example Cycle 56

Instruction status:		Issue		Exec	Write			
Instruction	j	k	Op	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5	56	57		
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:		S1	S2	RS	RS		
Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
0	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	FU	M*F4	M(A2)	(M-M+M)(M-M)	Mult2					
56										

- Mult2 (DIVD) is completing; what is waiting for it?

Chapter 3 - ILP

Tomasulo Example Cycle 57

Instruction status:		S1	S2	RS	RS			
Instruction	j	k	Op	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3	15	16	Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5	56	57		
ADDD	F6	F8	F2	6	10	11		

Reservation Stations:		S1	S2	RS	RS		
Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
1	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:		F0	F2	F4	F6	F8	F10	F12	...	F30
Clock	FU	M*F4	M(A2)	(M-M+M)(M-M)	Mult2					
56										

- Once again: In-order issue, out-of-order execution and out-of-order completion.

Chapter 3 - ILP

Tomasulo Drawbacks

- **Complexity**
 - delays of 360/91, MIPS 10000, Alpha 21264, IBM PPC 620 in CA:AQA 2/e, but not in silicon!
- **Many associative stores (CDB) at high speed**
- **Performance limited by Common Data Bus**
 - Each CDB must go to multiple functional units
⇒ high capacitance, high wiring density
 - Number of functional units that can complete per cycle limited to one!
» Multiple CDBs ⇒ more FU logic for parallel assoc stores
- **Non-precise interrupts!**
 - We will address this later

Chapter 3 - ILP

Tomasulo Loop Example

Loop:	LD	F0	0	R1
	MULTD	F4	F0	F2
	SD	F4	0	R1
	SUBI	R1	R1	#8
	BNEZ	R1	Loop	

- This time assume Multiply takes 4 clocks
- Assume 1st load takes 8 clocks (L1 cache miss), 2nd load takes 1 clock (hit)
- To be clear, will show clocks for SUBI, BNEZ
 - Reality: integer instructions ahead of Fl. Pt. Instructions
- Show 2 iterations

Chapter 3 - ILP

Loop Example

Instruction status:									
	ITER	Instruction	j	k	Issue	CompResult	Exec	Write	Fu
Iter- ation Count	1	LD	F0	0	R1				
	1	MULTD	F4	F0	F2				
	1	SD	F4	0	R1				
	2	LD	F0	0	R1				
	2	MULTD	F4	F0	F2				
	2	SD	F4	0	R1				
Reservation Stations:									
Time									
Name									
Busy									
Op									
Vj									
V _k									
Qj									
Q _k									
Code:									
Added Store Buffers									
Load1 No									
Load2 No									
Load3 No									
Store1 No									
Store2 No									
Store3 No									
Instruction Loop									
Clock R1 F0 F2 F4 F6 F8 F10 F12 ... F30									
0 80 Fu									
Value of Register used for address, iteration control									

Chapter 3 - ILP

Loop Example Cycle 1

Instruction status:									
	ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
	1	LD	F0	0	R1	1	Load1 Yes	80	
							Load2 No		
							Load3 No		
							Store1 No		
							Store2 No		
							Store3 No		
Reservation Stations:									
Time									
Name									
Busy									
Op									
Vj									
V _k									
Qj									
Q _k									
Code:									
LD F0 0 R1									
MULTD F4 F0 F2									
SD F4 0 R1									
SUBI R1 R1 #8									
BNEZ R1 Loop									
Register result status:									
Clock R1 F0 F2 F4 F6 F8 F10 F12 ... F30									
1 80 Fu									
F0 Load1									

Chapter 3 - ILP

Loop Example Cycle 2										
Instruction status:										
ITER	Instruction	j	k	Issue	CompResult	Exec	Write	Busy	Addr	Fu
1	LD	F0	0	R1	1	Load1	Yes	80		
1	MULTD	F4	F0	F2	2	Load2	No			
						Load3	No			
						Store1	No			
						Store2	No			
						Store3	No			

Reservation Stations:									
Time	Name	Busy	Op	Vj	Vk	Ok	RS	Code:	
	Add1	No						LD	F0 0 R1
	Add2	No						MULTD	F4 F0 F2
	Add3	No						SD	F4 0 R1
	Mult1	Yes	Mulid		R(F2)	Load1		SUB1	R1 R1 #8
	Mult2	No						BNEZ	R1 Loop

Register result status:										
Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
2	80	Fu	Load1	Mult1						

Chapter 3 - ILP

Loop Example Cycle 3										
Instruction status:										
ITER	Instruction	j	k	Issue	CompResult	Exec	Write	Busy	Addr	Fu
1	LD	F0	0	R1	1	Load1	Yes	80		
1	MULTD	F4	F0	F2	2	Load2	No			
1	SD	F4	0	R1	3	Load3	No			
						Store1	Yes	80	Mult1	
						Store2	No			
						Store3	No			

Reservation Stations:									
Time	Name	Busy	Op	Vj	Vk	Ok	RS	Code:	
	Add1	No						LD	F0 0 R1
	Add2	No						MULTD	F4 F0 F2
	Add3	No						SD	F4 0 R1
	Mult1	Yes	Mulid		R(F2)	Load1		SUB1	R1 R1 #8
	Mult2	No						BNEZ	R1 Loop

Register result status:										
Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
3	80	Fu	Load1	Mult1						

• Implicit renaming sets up data flow graph

Chapter 3 - ILP

Loop Example Cycle 4										
Instruction status:										
ITER	Instruction	j	k	Issue	CompResult	Exec	Write	Busy	Addr	Fu
1	LD	F0	0	R1	1	Load1	Yes	80		
1	MULTD	F4	F0	F2	2	Load2	No			
1	SD	F4	0	R1	3	Load3	No			
						Store1	Yes	80	Mult1	
						Store2	No			
						Store3	No			

Reservation Stations:									
Time	Name	Busy	Op	Vj	Vk	Ok	RS	Code:	
	Add1	No						LD	F0 0 R1
	Add2	No						MULTD	F4 F0 F2
	Add3	No						SD	F4 0 R1
	Mult1	Yes	Mulid		R(F2)	Load1		SUB1	R1 R1 #8
	Mult2	No						BNEZ	R1 Loop

Register result status:										
Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
4	80	Fu	Load1	Mult1						

• Dispatching SUB1 instruction (not in FP queue)

Chapter 3 - ILP

Loop Example Cycle 5										
Instruction status:										
ITER	Instruction	j	k	Issue	CompResult	Exec	Write	Busy	Addr	Fu
1	LD	F0	0	R1	1	Load1	Yes	80		
1	MULTD	F4	F0	F2	2	Load2	No			
1	SD	F4	0	R1	3	Load3	No			
						Store1	Yes	80	Mult1	
						Store2	No			
						Store3	No			

Reservation Stations:									
Time	Name	Busy	Op	Vj	Vk	Ok	RS	Code:	
	Add1	No						LD	F0 0 R1
	Add2	No						MULTD	F4 F0 F2
	Add3	No						SD	F4 0 R1
	Mult1	Yes	Mulid		R(F2)	Load1		SUB1	R1 R1 #8
	Mult2	No						BNEZ	R1 Loop

Register result status:										
Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
5	72	Fu	Load1	Mult1						

• And, BNEZ instruction (not in FP queue)

Chapter 3 - ILP

Loop Example Cycle 6									
Instruction status:									
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu	
1	LD F0 0 R1	1		Load1	Yes 80				
1	MULTD F4 F0 F2	2		Load2	Yes 72				
1	SD F4 0 R1	3		Load3	No				
2	LD F0 0 R1	6		Store1	Yes 80	Mult1			

Reservation Stations:									
Time	Name	Busy	Op	Vj	Vk	Oj	Ok	Code:	
	Add1	No						LD F0 0 R1	←
	Add2	No						MULTD F4 F0 F2	
	Add3	No						SD F4 0 R1	
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8	
	Mult2	No						BNEZ R1 Loop	

Register result status:										
Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
6	72	Fu	Load2	Mult1						

• Notice that F0 never sees Load from location 80

Chapter 3 - ILP

Loop Example Cycle 7									
Instruction status:									
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu	
1	LD F0 0 R1	1		Load1	Yes 80				
1	MULTD F4 F0 F2	2		Load2	Yes 72				
1	SD F4 0 R1	3		Load3	No				
2	LD F0 0 R1	6		Store1	Yes 80	Mult1			
2	MULTD F4 F0 F2	7		Store2	Yes 72	Mult2			
	SD F4 0 R1	8		Store3	No				

Reservation Stations:									
Time	Name	Busy	Op	Vj	Vk	Oj	Ok	Code:	
	Add1	No						LD F0 0 R1	←
	Add2	No						MULTD F4 F0 F2	
	Add3	No						SD F4 0 R1	
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8	
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ R1 Loop	

Register result status:										
Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
7	72	Fu	Load2	Mult2						

- Register file completely detached from computation
- First and Second iteration completely overlapped

Chapter 3 - ILP

Loop Example Cycle 8									
Instruction status:									
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu	
1	LD F0 0 R1	1		Load1	Yes 80				
1	MULTD F4 F0 F2	2		Load2	Yes 72				
1	SD F4 0 R1	3		Load3	No				
2	LD F0 0 R1	6		Store1	Yes 80	Mult1			
2	MULTD F4 F0 F2	7		Store2	Yes 72	Mult2			
	SD F4 0 R1	8		Store3	No				

Reservation Stations:									
Time	Name	Busy	Op	Vj	Vk	Oj	Ok	Code:	
	Add1	No						LD F0 0 R1	←
	Add2	No						MULTD F4 F0 F2	
	Add3	No						SD F4 0 R1	
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8	
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ R1 Loop	

Register result status:										
Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
8	72	Fu	Load2	Mult2						

Chapter 3 - ILP

Loop Example Cycle 9									
Instruction status:									
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu	
1	LD F0 0 R1	1		Load1	Yes 80				
1	MULTD F4 F0 F2	2		Load2	Yes 72				
1	SD F4 0 R1	3		Load3	No				
2	LD F0 0 R1	6		Store1	Yes 80	Mult1			
2	MULTD F4 F0 F2	7		Store2	Yes 72	Mult2			
	SD F4 0 R1	8		Store3	No				

Reservation Stations:									
Time	Name	Busy	Op	Vj	Vk	Oj	Ok	Code:	
	Add1	No						LD F0 0 R1	←
	Add2	No						MULTD F4 F0 F2	
	Add3	No						SD F4 0 R1	
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8	
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ R1 Loop	

Register result status:										
Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
9	72	Fu	Load2	Mult2						

- Load1 completing: who is waiting?

Chapter 3 - Dispatching SUBI

Loop Example Cycle 10										
Instruction status:										
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu	Code:	
1	LD F0	0	R1	1	9 10	Load1	No		LD F0 0 R1	
1	MULTD F4	F0	F2	2		Load2	Yes	72	MULTD F4 F0 F2	
1	SD F4	0	R1	3		Load3	No		SD F4 0 R1	
2	LD F0	0	R1	6	10	Store1	Yes	80	Mult1	
2	MULTD F4	F0	F2	7		Store2	Yes	72	Mult2	
2	SD F4	0	R1	8		Store3	No		SD F4 0 R1	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Ok	RS
1	Add1	No						
2	Add2	No						
3	Add3	No						
4	Mult1	Yes	Multd	M[80]	R(F2)	Load2		
4	Mult2	Yes	Multd	M[72]	R(F2)	Load2		

Register result status:

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
10	64	Fu	Load2	Mult2						

- Load2 completing: who is waiting?

Notes: Dispatching BNEZ

Chapter 3 - ILP

Loop Example Cycle 11										
Instruction status:										
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu	Code:	
1	LD F0	0	R1	1	9 10	Load1	No		LD F0 0 R1	
1	MULTD F4	F0	F2	2		Load2	No		MULTD F4 F0 F2	
1	SD F4	0	R1	3		Load3	Yes	64	SD F4 0 R1	
2	LD F0	0	R1	6	10 11	Store1	Yes	80	Mult1	
2	MULTD F4	F0	F2	7		Store2	Yes	72	Mult2	
2	SD F4	0	R1	8		Store3	No		SD F4 0 R1	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Ok	RS
1	Add1	No						
2	Add2	No						
3	Add3	No						
4	Mult1	Yes	Multd	M[80]	R(F2)	Load2		
4	Mult2	Yes	Multd	M[72]	R(F2)	Load2		

Register result status:

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
11	64	Fu	Load3	Mult2						

- Next load in sequence

Notes: Dispatching BNEZ

Chapter 3 - ILP

Loop Example Cycle 12										
Instruction status:										
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu	Code:	
1	LD F0	0	R1	1	9 10	Load1	No		LD F0 0 R1	
1	MULTD F4	F0	F2	2		Load2	No		MULTD F4 F0 F2	
1	SD F4	0	R1	3		Load3	Yes	64	SD F4 0 R1	
2	LD F0	0	R1	6	10 11	Store1	Yes	80	Mult1	
2	MULTD F4	F0	F2	7		Store2	Yes	72	Mult2	
2	SD F4	0	R1	8		Store3	No		SD F4 0 R1	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Ok	RS
1	Add1	No						
2	Add2	No						
3	Add3	No						
4	Mult1	Yes	Multd	M[80]	R(F2)	Load2		
3	Mult2	Yes	Multd	M[72]	R(F2)	Load2		

Register result status:

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
12	64	Fu	Load3	Mult2						

- Why not issue third multiply?

Notes: Dispatching BNEZ

Chapter 3 - ILP

Loop Example Cycle 13										
Instruction status:										
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu	Code:	
1	LD F0	0	R1	1	9 10	Load1	No		LD F0 0 R1	
1	MULTD F4	F0	F2	2		Load2	No		MULTD F4 F0 F2	
1	SD F4	0	R1	3		Load3	Yes	64	SD F4 0 R1	
2	LD F0	0	R1	6	10 11	Store1	Yes	80	Mult1	
2	MULTD F4	F0	F2	7		Store2	Yes	72	Mult2	
2	SD F4	0	R1	8		Store3	No		SD F4 0 R1	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Ok	RS
1	Add1	No						
2	Add2	No						
3	Add3	No						
1	Mult1	Yes	Multd	M[80]	R(F2)	Load2		
2	Mult2	Yes	Multd	M[72]	R(F2)	Load2		

Register result status:

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
13	64	Fu	Load3	Mult2						

- Why not issue third store?

Notes: Dispatching BNEZ

Chapter 3 - ILP

Loop Example Cycle 14											
Instruction status:											
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu	Exec	Write	
1	LD F0	0	R1	1	9 10	No			Load1		
1	MULTD F4	F0	F2	2	14	No			Load2		
1	SD F4	0	R1	3		Yes	64		Load3		
2	LD F0	0	R1	6	10 11				Store1	Yes 80	
2	MULTD F4	F0	F2	7					Store2	Yes 72 Mult1	
2	SD F4	0	R1	8					Store3	No	
Reservation Stations:											
Time	Name	Busy	Op	Vj	Vk	Qj	Ok	Code:	S1	S2	RS
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
0	Mult1	Yes	Muld M[80]	R(F2)				SUB1	R1	R1	#8
1	Mult2	Yes	Muld M[72]	R(F2)				BNEZ	R1	Loop	
Register result status											
Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30	
14	64	Fu	[Load3]	Mult2							

• Mult1 completing. Who is waiting?

Chapter 3 - ILP

Loop Example Cycle 15											
Instruction status:											
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu	Exec	Write	
1	LD F0	0	R1	1	9 10	No			Load1		
1	MULTD F4	F0	F2	2	14 15	No			Load2		
1	SD F4	0	R1	3		Yes	64		Load3		
2	LD F0	0	R1	6	10 11				Store1	Yes 80 [80]*R2	
2	MULTD F4	F0	F2	7	15 16				Store2	Yes 72 [72]*R2	
2	SD F4	0	R1	8					Store3	No	
Reservation Stations:											
Time	Name	Busy	Op	Vj	Vk	Qj	Ok	Code:	S1	S2	RS
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
0	Mult1	No						SUB1	R1	R1	#8
1	Mult2	Yes	Muld M[72]	R(F2)				BNEZ	R1	Loop	
Register result status											
Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30	
15	64	Fu	[Load3]	Mult2							

• Mult2 completing. Who is waiting?

Chapter 3 - ILP

Loop Example Cycle 16											
Instruction status:											
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu	Exec	Write	
1	LD F0	0	R1	1	9 10	No			Load1		
1	MULTD F4	F0	F2	2	14 15	No			Load2		
1	SD F4	0	R1	3		Yes	64		Load3		
2	LD F0	0	R1	6	10 11				Store1	Yes 80 [80]*R2	
2	MULTD F4	F0	F2	7	15 16				Store2	Yes 72 [72]*R2	
2	SD F4	0	R1	8					Store3	No	
Reservation Stations:											
Time	Name	Busy	Op	Vj	Vk	Qj	Ok	Code:	S1	S2	RS
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
4	Mult1	Yes	Muld M[80]	R(F2)	Load3			SUB1	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register result status											
Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30	
16	64	Fu	[Load3]	Mult1							

Chapter 3 - ILP

Loop Example Cycle 17											
Instruction status:											
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu	Exec	Write	
1	LD F0	0	R1	1	9 10	No			Load1		
1	MULTD F4	F0	F2	2	14 15	No			Load2		
1	SD F4	0	R1	3		Yes	64		Load3		
2	LD F0	0	R1	6	10 11				Store1	Yes 80 [80]*R2	
2	MULTD F4	F0	F2	7	15 16				Store2	Yes 72 [72]*R2	
2	SD F4	0	R1	8					Store3	Yes 64 Mult1	
Reservation Stations:											
Time	Name	Busy	Op	Vj	Vk	Qj	Ok	Code:	S1	S2	RS
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Muld M[80]	R(F2)	Load3			SUB1	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	
Register result status											
Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30	
17	64	Fu	[Load3]	Mult1							

Chapter 3 - ILP

Loop Example Cycle 18										
Instruction status:										
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu	Exec	Write
1	LD F0 0 R1	1	9	10		Load1	No			
1	MULTD F4 F0 F2	2	14	15		Load2	No			
1	SD F4 0 R1	3	18			Load3	Yes	64		
2	LD F0 0 R1	6	10	11		Store1	Yes	80	[80]*R2	
2	MULTD F4 F0 F2	7	15	16		Store2	Yes	72	[72]*R2	
2	SD F4 0 R1	8				Store3	Yes	64	Mult1	

Reservation Stations:											RS
Time	Name	Busy	Op	Vj	Vk	Oj	Ok	Code:	S1	S2	RS
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3		SUB1	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	

Register result status:										
Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
18	64	Fu	[Load3]	Mult1						

Chapter 3 - ILP

Loop Example Cycle 19										
Instruction status:										
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu	Exec	Write
1	LD F0 0 R1	1	9	10		Load1	No			
1	MULTD F4 F0 F2	2	14	15		Load2	No			
1	SD F4 0 R1	3	18	19		Load3	Yes	64		
2	LD F0 0 R1	6	10	11		Store1	No			
2	MULTD F4 F0 F2	7	15	16		Store2	Yes	72	[72]*R2	
2	SD F4 0 R1	8	19	20		Store3	Yes	64	Mult1	

Reservation Stations:											RS
Time	Name	Busy	Op	Vj	Vk	Oj	Ok	Code:	S1	S2	RS
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3		SUB1	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	

Register result status:										
Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
19	56	Fu	[Load3]	Mult1						

Chapter 3 - ILP

Loop Example Cycle 20										
Instruction status:										
ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu	Exec	Write
1	LD F0 0 R1	1	9	10		Load1	Yes	56		
1	MULTD F4 F0 F2	2	14	15		Load2	No			
1	SD F4 0 R1	3	18	19		Load3	Yes	64		
2	LD F0 0 R1	6	10	11		Store1	No			
2	MULTD F4 F0 F2	7	15	16		Store2	No			
2	SD F4 0 R1	8	19	20		Store3	Yes	64	Mult1	

Reservation Stations:											RS
Time	Name	Busy	Op	Vj	Vk	Oj	Ok	Code:	S1	S2	RS
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3		SUB1	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	

Register result status:										
Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
20	56	Fu	[Load1]	Mult1						

- Once again: In-order issue, out-of-order execution and out-of-order completion.

Why can Tomasulo overlap iterations of loops?

- Register renaming
 - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
- Reservation stations
 - Permit instruction issue to advance past integer control flow operations
 - Also buffer old values of registers - totally avoiding the WAR stall that we saw in the scoreboard.
- Other perspective: Tomasulo building data flow dependency graph on the fly.

Chapter 3 - ILP

Tomasulo's scheme offers 2 major advantages

- (1) the distribution of the hazard detection logic
 - distributed reservation stations and the CDB
 - If multiple instructions waiting on single result, & each instruction has other operand, then instructions can be released simultaneously by broadcast on CDB
 - If a centralized register file were used, the units would have to read their results from the registers when register buses are available.
- (2) the elimination of stalls for WAW and WAR hazards

Chapter 3 - ILP

What about Precise Interrupts?

- State of machine looks as if no instruction beyond faulting instructions has issued
- Tomasulo had:
 - In-order issue, out-of-order execution, and out-of-order completion
- Need to "fix" the out-of-order completion aspect so that we can find precise breakpoint in instruction stream.

Chapter 3 - ILP


Relationship between precise interrupts and speculation

- Speculation: guess and check
- Important for branch prediction:
 - Need to "take our best shot" at predicting branch direction.
- If we speculate and are wrong, need to back up and restart execution to point at which we predicted incorrectly:
 - This is exactly same as precise exceptions!
- Technique for both precise interrupts/exceptions and speculation: *in-order completion or commit*

Chapter 3 - ILP

HW support for precise interrupts

- Need HW buffer for results of uncommitted instructions: *reorder buffer*
 - 3 fields: instr, destination, value
 - Use reorder buffer number instead of reservation station when execution completes
 - Supplies operands between execution complete & commit
 - (Reorder buffer can be operand source => more registers like RS)
 - Instructions *commit*
 - Once instruction commits, result is put into register
 - As a result, easy to undo speculated instructions on mispredicted branches



Chapter 3 - ILP

Four Steps of Speculative Tomasulo Algorithm

1. Issue—get instruction from FP Op Queue

If reservation station and reorder buffer slot free, issue instr & send operands & reorder buffer no. for destination (this stage sometimes called "dispatch")

2. Execution—operate on operands (EX)

When both operands ready then execute; if not ready, watch CDB for result; when both in reservation station, execute; checks RAW (sometimes called "issue")

3. Write result—finish execution (WB)



Write on Common Data Bus to all awaiting FUs & reorder buffer; mark reservation station available.

4. Commit—update register with reorder result

When instr. at head of reorder buffer & result present, update register with result (or store to memory) and remove instr from reorder buffer. Mispredicted branch flushes reorder buffer (sometimes called "graduation")

Chapter 3 - ILP

What are the hardware complexities with reorder buffer (ROB)?



- How do you find the latest version of a register?
 - (As specified by Smith paper) need associative comparison network
 - Could use future file or just use the register result status buffer to track which specific reorder buffer has received the value
- Need as many ports on ROB as register file

Chapter 3 - ILP

Summary

- Reservations stations: *implicit register renaming* to larger set of registers + buffering source operands
 - Prevents registers as bottleneck
 - Avoids WAR, WAW hazards of Scoreboard
 - Allows loop unrolling in HW
- Not limited to basic blocks (integer units gets ahead, beyond branches)
- Today, helps cache misses as well
 - Don't stall for L1 Data cache miss (insufficient ILP for L2 miss?)
- Lasting Contributions
 - Dynamic scheduling
 - Register renaming
 - Load/store disambiguation
- 360/91 descendants are Pentium III; PowerPC 604; MIPS R10000; HP-PA 8000; Alpha 21264

Chapter 3 - ILP