

DIGITAL COMPUTER ARITHMETIC: A UNIFIED ALGORITHMIC SPECIFICATION

Algirdas Avizienis

UCLA Computer Science Department, University of California, Los Angeles, CA

The paper presents a method for the description of digital-computer arithmetic in terms of a set of primitive *digit algorithms*. Digit algorithms are specified as arithmetic operations on the values of individual digits of *digit vectors* which represent numerical values in the computer. Complete arithmetic operations in digital processors are described as *vector algorithms* which are composed from digit algorithms.

I. INTRODUCTION

A. Objectives of the Specification

The field of digital-computer arithmetic has evolved as an aspect of the logic design and system architecture of digital computers. This heuristic development has been of practical rather than theoretical nature. Consequently, digital arithmetic has not been recognized as a separate aspect of the theory of computing. The principal difficulty in the presentation of digital arithmetic and in its evaluation has been the lack of a clear distinction between the arithmetic algorithm and its logic implementation. The numerous details of logic design which are included in the description of a given algorithm severely obscure its arithmetical properties. (For an illustration, see [1].) The assessment of the originality of an algorithm and the measurement of its relative efficiency (in terms of speed and cost) with respect to other algorithms for the same arithmetical operation become difficult tasks. The comparison is usually limited to only one class of logic elements.

More recently, initial steps have been taken in the theoretical evaluation of arithmetic algorithms [2, 3, 4]. The general properties of arithmetic algorithms are being identified, and there is a need to formulate digital-computer arithmetic in terms which will provide a unified viewpoint for both the theoretician and the system designer. The benefits of such an algorithmic formulation are expected to be:

- (1) A simplification of the description of arithmetic processors
- (2) A foundation for the comparison and evaluation of arithmetical algorithms
- (3) The separation of a discipline of "arithmetic design" from logic design.

Presented at the Symposium on Computers and Automata
Polytechnic Institute of Brooklyn, April 13-15, 1971.

The objective of this paper is to formulate a methodology for the description of algorithms for digital arithmetic [5]. The goals listed above have been considered as objectives of the formulation. The contributions of Markov [6], Iverson [7], Patterson [8], Robertson [9], and Garner [10] have been important stimuli in this effort. Many aspects of Iverson's notation [7] are used in the subsequent sections.

B. The User's View of Arithmetic Processors

A digital arithmetic processor can be described from two different viewpoints: the viewpoint of the *user*, and the viewpoint of the *designer*. The user sees the arithmetic processor as a "black box" shown in Figure 1. It is described in terms of its inputs, outputs, and operation times.




Fig. 1. User's specification of an arithmetic processor.

- (1) *The inputs to the processor are:*
- (a) One or more *numerical values* X, Y, Z, \dots
 - (b) An *operation symbol* $*$
 - (c) A *format symbol* ϕ

The input numeric values (*operands*) are characterized by three properties:

- (a.1) They are members of a *finite set* \mathcal{N} of numerical values with a specified *range*

$$N_{\min} \leq X \leq N_{\max} ,$$

- (a.2) They are known within a specified *precision*

$$X - \Delta X_L \leq X \leq X + \Delta X_H ,$$

- (a.3) They are stated by means of a defined *number representation*, consisting of an n -tuple of symbols

$$x_{n-1}, \dots, x_1, \dots, x_0 ,$$

and a set of rules for the interpretation of this n -tuple as the numerical value X .

The *operation symbols* represent a set of defined arithmetic operations. The set $\{+, -, \times, \div\}$ is commonly available; however, both more extensive and more limited sets may be encountered. When more than one *format* (type of representation) is allowable for the input operands, the operation symbol is supplemented by a *format symbol* ϕ .

- (2) *The outputs of the processor are:*
- (a) One or more *numerical results* Z, Y, X, \dots
 - (b) One or more *condition symbols* C_0, C_1, C_2, \dots
 - (c) One or more *singularity symbols* S_0, S_1, S_2, \dots

The *numerical output results* possess similar properties as the operands (range, precision, and representation); however, they may differ from those of the operands in details.

The *condition symbols* identify specific conditions associated with the value of the result, such as whether the result is negative, positive, zero, etc.

The *singularity symbols* are issued when the input operands and operation symbol do not yield a "legal" result. The singularity symbols may include:

- (c.1) "Overflow," i.e., the result value is not representable in the range allowed for output values
 - (c.2) Excessive loss of precision (significant digits) in floating-point operations
 - (c.3) Error caused by a logic fault in the hardware of the processor.
- A *pseudo-result* $Z(S_i)$ instead of the expected result Z appears at the output together with the singularity symbol S_i .
- (3) An *operation time* $T(*)$ is specified for every allowable operation symbol of the processor. When more than one format is allowed, separate operation times $T(*, \phi)$ are specified for every format ϕ . Operation times may be either *fixed*, or *variable* over a specified range $T(*)_{\min} \leq T(*) \leq T(*)_{\max}$.

Here we note two key aspects of the user's viewpoint:

- (1) The definition of an "arithmetic processor" includes a broad spectrum of "black boxes," from a simple counter with "add one" as the only operation, to a processor which computes trigonometric functions or the fast Fourier transform
- (2) The internal structure of the arithmetic processor is specified only in terms of the execution time associated with the operation symbol $*$ and the format of the operands. It must be emphasized that while Fig. 1 is given in terms of two operands and one result, the variations of single-operand, multiple-operand, and multiple-result arithmetic operations are also possible and fit equally well within the given specification.

C. The Designer's View of Arithmetic Processors

The detailed specification of the internal structure of the processor is the responsibility of the designer. The designer's viewpoint must consider both the detailed arithmetic algorithms and the logic structure of the processor. At this point we establish a distinction between arithmetic design and logic design.

Arithmetic design begins with the overall system specifications of the processor (as given in the "user's viewpoint") and translates them into detailed specification of arithmetic operations at the level of individual digits of the number representation. These digit-level algorithms serve as a complete truth-table

specification for the *logic design*. The logic designer specifies the logic nets using the currently preferred logic elements and design techniques, for example, medium-scale or large-scale integrated circuits.

The principal advantage of separating arithmetic design is that it makes the description of algorithms separate and independent of any given set of logic building blocks.

The designer's "black-box" specification of an arithmetic processor is obtained by making the following changes in the user's specification of Figure 1:

- (1) *The inputs* are operand-digit vectors

$$\mathbf{x} \equiv x_{n-1}, \dots, x_i, \dots, x_0 \quad (\text{representing } X) ,$$

$$\mathbf{y} \equiv y_{m-1}, \dots, y_i, \dots, y_0 \quad (\text{representing } Y) ,$$

and an (operation-and-format) code, abbreviated as "o&f code," vector

$$\Omega \equiv \Omega_t, \dots, \Omega_i, \dots, \Omega_0 ,$$

representing the operation and format symbols $*$ and ϕ .

- (2) *The outputs* are the result-digit vector

$$\mathbf{z} \equiv z_{k-1}, \dots, z_i, \dots, z_0 \quad (\text{representing } Z) ,$$

a condition-code vector

$$\varepsilon \equiv \varepsilon_q, \dots, \varepsilon_i, \dots, \varepsilon_0 \quad (\text{representing } C_i) ,$$

and a singularity-code vector

$$\sigma \equiv \sigma_p, \dots, \sigma_i, \dots, \sigma_0 \quad (\text{representing } S_i) .$$

- (3) *The objective of arithmetic design* is to develop for every o&f-code vector Ω a *vector algorithm* $A(\Omega)$ which specifies the value of every result digit z_i by one of two methods:

- (1) Directly

- (2) As an arithmetic function of operand digits (x_j, y_j) from one or more positions j of the operand digit vectors \mathbf{x} and \mathbf{y} .

The values of digits z_i must be such that the result numerical value $Z \equiv X * Y$ is represented by the digit vector \mathbf{z} in the specified number representation system. If the representation is not possible due to range limits or other constraints, the corresponding singularity-code vector σ is to be generated, and the vector \mathbf{z} must represent the corresponding pseudo-result $Z(S_i)$. Finally, the condition code vector ε must be specified in terms of the result digits z_i to represent the required condition symbol C_i of the result value Z .

II. DIGITAL REPRESENTATION OF NUMERICAL VALUES

A. Digit Vectors

Numerical values in a digital arithmetic processor are represented by an n -tuple \mathbf{x} of symbols x_i , called *digits*

$$\mathbf{x} \equiv x_a, \dots, x_i, \dots, x_b .$$

The n -tuple x will be called a *digit vector* (abbreviated “ d vector”) in the subsequent discussion. The *length* n of the d vector is the count of its components, designated by ρx

$$\rho x \equiv |a - b| + 1 .$$

In addition to its length, a d vector has two other explicit properties: the indexing system and the range of values for each digit.

The first explicit property of a d vector is the indexing employed to identify its component digits

$$x \equiv x_a, x_{a \pm 1}, \dots, x_i, \dots, x_{b \mp 1}, x_b .$$

The index set of x consists of consecutive integers

$$\{a, a \pm 1, \dots, i, \dots, b \mp 1, b\} .$$

The index set is described by its *origin*, defined as the lesser of the two end values

$$\text{origin} \equiv \min(a, b) ,$$

and by the direction (with respect to the origin) in which the indices increase: *leftward* or *rightward*. For example, $\{3, 2, 1, 0\}$ is zero-origin leftward indexing, while $\{1, 2, 3, 4\}$ is one-origin rightward, and $\{2, 1, 0, -1, -2, -3\}$ is minus-three-origin leftward indexing. Several index origins and both directions have been used in the practice of computer design and description, following the author’s preference. The main need in indexing is consistency in adhering to one indexing system. Inconsistency in indexing still occurs in practice and leads to severe difficulties in understanding an algorithm or a design. Zero-origin leftward indexing $\{n - 1, \dots, i, \dots, 0\}$ will be used throughout this discussion unless explicitly otherwise specified.

The second explicit property of a d vector is the range of values of its digits. The digit x_i is a variable ranging over a set of allowed values $\Sigma_i \equiv \{a, b, c, \dots, k\}$. In cases of practical interest this set consists of two or more consecutive integers, for example

$$\{0, 1\}; \{\bar{1}, 0, 1\}; \{0, 1, 2, \dots, 9\} , \text{ etc.}$$

The *overbar* (e.g., $\bar{1}$, $\bar{9}$, $\bar{14}$) will be used to designate negative-digit values. Digit values greater than 9 will always be given in the conventional decimal (radix-10) notation. The distinction between canonical, noncanonical, and redundant sets of digit values is discussed in the next section.

B. Number-Representation Systems

A *number-representation system* is specified by a rule which associates one numerical value X with every “legal” d vector x . (All digits of a “legal” d vector assume only allowed values.) When the value X is different for every allowed d vector x , the number system is *nonredundant*. When two or more distinct d vectors represent the same value X , the number system is *redundant*. For example, the d vectors

$$x \equiv 0, 1, 1, 1 \quad \text{and} \quad y \equiv 1, 0, 0, \bar{1}$$

both represent the value "seven" in the radix-2 system with allowed digit values $\{\bar{1}, 0, 1\}$. Redundancy of representation has not been useful in manual arithmetic; however, redundant number systems have been found to possess desirable attributes in automatic digital-computer arithmetic.

First, we assume a zero-origin leftward indexing of the d vector x and consider the explicit representation of numerical values by digit vectors.

The most commonly-used number representation systems are *weighted* number systems in which an *explicit value* x is associated with the d vector x according to the rule

$$x \equiv \sum_{i=0}^{n-1} x_i \times w_i, \quad \text{or} \quad x \equiv \sum x \times w,$$

where w is the *weight-vector* associated with the d vector x . The weight vector is obtained from the *radix vector* r , which specifies a radix r_i for every component x_i of the d vector x . The components of the weight vector are defined as follows

$$w_0 \equiv 1,$$

$$w_i \equiv w_{i-1} \times r_{i-1} \quad (\text{for } 1 \leq i \leq n-1).$$

The magnitude $|r_i|$ of the i^{th} radix in a nonredundant number system is an integer equal to the number of allowed values of the digit x_i .

In a *fixed-radix* number system all components of the radix vector r have the same value, such as 10, 2, or $\bar{2}$. In a *mixed-radix* number system more than one radix value occurs in r . Representation of elapsed-time values in terms of weeks, days, hours, minutes, and seconds is a system which employs the mixed-radix vector

$$r \equiv 10, 10, 7, 24, 60, 60,$$

when the range of 100 weeks is chosen for the system.

Conventional number systems are fixed-radix systems with the same positive integer radix $r_i \geq 2$ for all digits ($0 \leq i \leq n-1$), and with the *canonical* set of digit values

$$\Sigma_i \equiv \{0, 1, 2, \dots, r_i - 1\} \quad (\text{for } 0 \leq i \leq n-1),$$

In design practice attention has been focused on conventional systems with radices 10, 2, 4, 8, and 16. Practical applications have been found for *noncanonical* digit sets such as the *nonredundant* radix-10 set

$$\{\bar{4}, \bar{3}, \bar{2}, \bar{1}, 0, 1, 2, 3, 4, 5\},$$

in decimal multiplier recoding, as well as the several *redundant* sets, such as the radix-2 sets

$$\{\bar{1}, 0, 1\} \quad \text{and} \quad \{0, 1, 2\},$$

in fast binary arithmetic [10] and the radix-10 and radix-16 sets, respectively

$$\{\bar{6}, \dots, 0, \dots, 6\} \quad \text{and} \quad \{\bar{9}, \dots, 0, \dots, 9\},$$

in signed-digit arithmetic [11].

Nonconventional weighted number systems with negative radices [12], and complex radices [13], have been postulated and investigated, but thus far they have not found wider acceptance by practicing designers.

Nonweighted number systems are those in which the relative position i of the digit x_i does not convey "weighting" information (other than the value of the radix r_i) in the expression for the explicit value x being represented. The interchange of any two digits (together with their associated radices and sets of allowed values) will not change the value x . The best known example is the residue number systems (RNS) [14], in which the radices r_i are mutually pairwise-prime positive integers (7, 9, 11) and the digit values which represent the explicit value x are

$$x_i \equiv r_i | x,$$

where $r_i | x$ means "the modulo r_i residue of x ." The "most-significant digit" and "the least-significant digit" do not exist in a nonweighted representation. The rule for the explicit value x of a RNS d vector can be considered to be that of a weighted number representation under a generalization defined by Garner [10].

C. Implicit Values of Single d Vectors

The preceding discussion dealt exclusively with the *explicit value* x of the d vector x . The explicit value x is a function of the digit values x_i , radices r_i , and indices i of the d vector under the assumption of *normal* (zero-origin leftward) indexing. The explicit values are either integers (assuming that fractional radices and digit values are excluded), or natural numbers when negative radices and digit values are not allowed (e.g., in conventional number systems). The explicit values cover a finite *explicit range* of the number system represented by the vectors x , r , and Σ .

Explicit values x provide the most direct interpretation of the d vector x with the associated vectors r and Σ . However, a further interpretation of x is frequently specified to describe the numerical value X (called the "*implicit value*" of x) which the user wishes to represent by means of the d vector x .

The *implicit value* X of the d vector x is an arithmetic function of the explicit value x which is defined by further interpretations attached to the d vector x . The major implied attributes of x which are used to define the implicit value X are:

- (a) The location of the radix point
- (b) The representation of negative values
- (c) The presence of nonsignificant digits in x [15]
- (d) Encoding in an error-detecting or error-correcting code [16].

The variety of possible implicit values of a radix-2 d vector is shown by examples in Table I.

Two key points are to be noted in the discussion of explicit and implicit values:

- (1) The implicit value is the only value of interest to the user of the computer

- (2) The *arithmetic designer* must devise algorithms which operate on operand digits representing the explicit values. These algorithms generate digits of the result such that the correct implicit value of the result is represented.

For an illustration of (2), consider a left shift (multiplication by two) of the operand $x \equiv 11011$ ($x \equiv 27$) used in Table I, line 6 (fraction, "one's complement," with $X = -\frac{4}{16}$). The shift will yield $y \equiv 10111$ as a result, since an "end-around" shift is the specified algorithm. The new explicit value is $y \equiv 23$, and the implicit value is $Y \equiv 2^{-4} \times (-2^5 + 1 + y) = -\frac{8}{16}$, which is the correct implicit value. The operation

$$y \equiv (x - 16) \times 2 + 1,$$

on the explicit value x caused the operation

$$Y = 2 \times X,$$

on the implicit value X .

TABLE I. Some implicit values of radix-2 d -vector $x \equiv 11011$.

IMPLIED ATTRIBUTES: RADIX POINT, NEGATIVE NUMBER REPRESENTATION, OTHERS	EXPRESSION FOR IMPLICIT VALUE X AS A FUNCTION OF EXPLICIT VALUE x	NUMERICAL IMPLICIT VALUE X (IN DECIMAL)
Integer, Magnitude	$X = x$	27
Integer, "Two's Complement"	$X = -2^5 + x$	-5
Integer, "One's Complement"	$X = -(2^5 - 1) + x$	-4
Fraction, Magnitude	$X = 2^{-5} \times x$	27/32
Fraction, "Two's Complement"	$X = 2^{-4} \times (-2^5 + x)$	-5/16
Fraction, "One's Complement"	$X = 2^{-4} \times (-2^5 + 1 + x)$	-4/16
Integer, Magnitude, "AN" Error Detection Encoding with $A = 3$ [16]	$X = x \div 3$	9
Fraction, "Two's Complement," Floating-Point Coefficient in Significant-Digit Arithmetic [15]	$X = (2 \times (2^{-4} \times (-2^5 + x))) \times 2^{-1}$	$(-5/8) \times 2^{-1}$

D. Variable-Length and Multiple d Vectors

The most common format of d vectors in computers is the *fixed-length, single d vector* format which has been used in the discussion of implicit values of the preceding section. *Variable-length d vectors* are allowed in a number of computers as well, in which the number of digits may range from one to some maximum length n_{\max} . The additional cost of such representation is the *length indicator* which must be provided for each d vector. The methods of length indication of d vectors are:

- (1) Special symbols (flag bits, etc.) are used to identify the ends of the d vector.
- (2) A separate fixed-length d vector λ representing the length of the variable-length d vector is attached at one end (the *reference end*, usually the least significant end) of the d vector.

The method (2) above makes use of two separate d vectors (x, λ) to represent a numerical value X for the purposes of arithmetical processing. Other forms of *multiple* d vectors (double, triple, etc.) also have been used for the representation of numbers. The most common forms are:

- (1) The use of a *sign tag* σx (values 0, 1) with a d vector x representing a magnitude X to form a *sign-and-magnitude* d vector

$$y \equiv (\sigma x, x) \text{ represents } Y \equiv (-1)^{\sigma x} \times X$$

- (2) The use of an *exponent* e to form a *floating-point* d vector

$$y \equiv (e, x) \text{ represents } Y \equiv X \times R^E$$

where $R \equiv r_i^k$, given a fixed radix r_i of x and an integer $k \geq 1$

- (3) The use of a *significance tag* vector s with a floating-point d vector to give a *significant-digit* d vector

$$y \equiv (e, x, s) \text{ represents } Y \equiv X \times R^E$$

where X is known to S significant digits (the length of x usually exceeds S)

- (4) The use of two or more d vectors to give *multiple-precision* forms, which represent the implicit value to a higher precision than provided by a single d vector

$$y \equiv (x, x') \text{ represents } Y \equiv X \times r^n + X'$$

where n is the length of x' and r is the radix (fixed) of x and x' .

- (5) The use of two d vectors to represent an *interval number* for interval arithmetic

$$z \equiv (x, y) \text{ represents } X \leq Z \leq Y$$

- (6) Error-detection encoding by a separate code using a *check vector* c to form the *residue-encoded* d vector

$$y \equiv (x, c) \text{ represents } X \text{ iff } c \equiv A | x$$

where: A is the check modulus, and $A | x$ means "modulo- A residue of x ."

In the use of multiple d vectors to represent one implicit value the expression for this implicit value involves the implicit values of all the component d vectors, which are processed separately when an arithmetical algorithm is carried out. It should be noted that these component d vectors themselves can be multiple; for example, sign-and-magnitude format may be used for floating-point d vectors e and x in (2) above, and floating-point d vectors may be used as the two interval-number representation d vectors in (5).

III. SPECIFICATION OF DIGITAL ARITHMETIC

A. The Digit-Algorithm Approach

The types of d vectors which are employed in digital computers and their interpretations in terms of implicit values have been presented in the preceding

part of this paper. At this point we set out to provide a basis for arithmetic design by describing a set of primitive operations, called *digit algorithms*, which are carried out on the individual digits of one or more d vector operands and yield values for individual digits of intermediate or final result d vectors.

One digit is the least indivisible component of a d vector in the arithmetic processing of numerical information. Each digit x_i of the d vector \mathbf{x} is identified by its index i , its associated radix r_i , and its set of allowed values Σ_i . Algorithms for arithmetical processing of d vectors consist of rules for transforming the digits of the operands into the digits of the result. These rules for the handling of individual digits of the operands and for the generation of the digits of a result are called *digit algorithms*. The rules for the handling of entire-digit vectors are called *vector algorithms*; they are composed of combinations or sequences of digit algorithms.

Digit algorithms for various number systems and arithmetical operations differ in their complexity. Whenever the set Σ_i contains more than two allowed digit values, a single binary storage element is not sufficient to store the digit x_i . In this case the digit values are specified in terms of an *encoding* which establishes the equivalences between the allowed values of x_i and combinations of the logic values 1 and 0. Each element of the d vector is represented by a logic vector. Examples are the various encodings which have been devised for digit values in radix-10 arithmetic processors (8-4-2-1, excess-three, etc.).

A digit algorithm may be implemented either as a *table-lookup* operation (implemented by a combinational-logic network) or as a sequence of *subalgorithms*. When a radix- r digit value is specified by a logic vector (the states of several Boolean variables), it may be convenient to consider the radix- r digit to be composed of radix-2 *subdigits*. At this microscopic level of processing each radix- r digit is one d vector in a radix-2 number system, and the radix- r digit algorithm can be further specified as a combination or sequence of radix-2 subalgorithms. Finally, at the level of logic design, every digit algorithm or subalgorithm is expressed in terms of combinational or sequential Boolean functions. The specific form of these Boolean functions reflects the constraints imposed by the characteristics of currently available building blocks (fan-out, fan-in, cascading, delays, etc.). An example of a digit algorithm implemented in terms of subalgorithms is the one-decimal-digit adder in binary coded decimal (8-4-2-1) or in "excess-three" arithmetic processor.

Digit algorithms are classified according to the number of digits with the same index i which enter as operands to form the i^{th} result digit. For example

$$z_i \leftarrow 9 - x_i ; \quad \text{and} \quad z_i \leftarrow x_{i-1} ,$$

are *one-digit* algorithms, while

$$cg_i \leftarrow \lfloor (x_i + y_i) \div 10 \rfloor ,$$

is a *two-digit* algorithm for radix-10, conventional arithmetic, and

$$s_i \leftarrow \left(\sum_{j \equiv 1}^{11} x_i^{(j)} \right) - 10 \times t_{i+1} ,$$

is an eleven-digit algorithm in a minimal-redundancy signed-digit radix-10 arithmetic [17].

Another important property of a digit algorithm for the i^{th} position

$$z_i \leftarrow f(x_j, y_j) ,$$

is the number of positions j which affect z_i . When j has only one value, the digit algorithm is *local*. For examples, see the four preceding examples. When j has k different values, the digit algorithm is *k-dependent*. For example

$$z_i \leftarrow 10 \mid (x_i + y_i + c_i) ,$$

with

$$c_i \leftarrow \lfloor (x_{i-1} + y_{i-1} + c_{i-1}) \div 10 \rfloor ,$$

is an $(i + 1)$ -dependent digit algorithm in radix-10 conventional arithmetic.

B. Digit Algorithms for Three Classes of Number Systems

The concept of digit-algorithms is illustrated with the sets of digit-algorithms for three classes of number representation systems:

- (1) *Conventional* (symbol CO) with a fixed positive radix $r_i \geq 2$ and the canonical digit-value set $\{0, 1, 2, \dots, r_i - 1\}$
- (2) *Signed-Digit* (symbol SD) with a fixed positive radix $r_i \geq 3$ and the redundant digit-value set $\{-a, \dots, -1, 0, 1, \dots, a\}$ in which a is an integer satisfying $r_i \div 2 < a < r_i$ [11, 17]
- (3) *Residue* (symbol RE) with a set of positive radices r_i such that $\text{GCD}(r_i, r_j) \equiv 1$ for every pair of radices, and the digit-value sets $\{0, 1, 2, \dots, r_i - 1\}$ for every r_i [14].

The Iverson ("APL") [7] notation is used to state digit algorithms, and zero-origin leftward indexing is employed. The notation is summarized in Table II. Note that the order of execution of APL statements is from right to left except as indicated by parentheses.

Table III lists digit algorithms which use one or two operand digits x_i, y_i (per position i) to form a single result-digit. The "SYMBOL" column contains a symbol used to identify the digit algorithm in vector algorithm specifications. The rightmost column "DEP. k " lists the dependency k of the digit algorithm as defined in the preceding section. Table IV lists the more complex digit algorithms which produce two result-digits (except for the RE number system) and may receive more than two operand-digits ($x^1, x^2, x^3, \dots, x^m$), or (x, y, u^1, \dots, u^q) . All these digit algorithms are local. They are used to implement fast multiplication and multioperand summation vector algorithms, such as the "carry-save" addition for CO numbers.

TABLE II. Summary of notation.

SYMBOL	NAME	EXPLANATION
\mathbf{x}	d vector	n -tuple of digits
x_i	digit	i^{th} component of \mathbf{x}
x	explicit value of \mathbf{x}	an integer, function of \mathbf{x} and r , defined by number system spec.
X	implicit value of \mathbf{x}	arithmetic function of x , defined by implied properties of \mathbf{x}
r_i	radix of i^{th} digit	integer (except: 0, 1, -1)
w_i	weight of i^{th} digit	$w_0 \equiv 1; w_i \equiv r_{i-1} \times w_{i-1}$
\sum_i	value set of i^{th} digit	set of r_i or more consecutive integers, including 0
$\rho_{\mathbf{x}}$	size (length) of \mathbf{x}	count of digits in \mathbf{x}
$X @ Y$	relational operator $@ \equiv \{< \leq = \geq > \neq\}$	result is 1 if the relation @ holds, and 0 otherwise
$ X$	magnitude of X	
$Y X$	residue	modulo Y residue of X
$\lfloor X$	floor	integer such that $\lfloor X \leq X < 1 + \lfloor X$ holds
$\times X$	signum	$\times X \equiv (X > 0) - (X < 0)$ values are +1, 0, -1
$X * Y$	power	X to the Y^{th} power
\equiv	identity	$X \equiv Y$ asserts identity; not to be confused with operator =

TABLE III. One-digit and two-digit algorithms with one-digit results.

ALGORITHM NAME	NO. SYSTEM "NS"	SYMBOL: D_{xx}/NS	DIGIT ALGORITHM: ARITHMETIC SPECIFICATION	DEP. k
TRANSFER	A11	\leftarrow	$z_i \leftarrow x_i$	1
LEFT SHIFT (m positions)	CO, SD	DL_m/NS	$z_{i+m} \leftarrow x_i$	1
	RE		not defined	
RIGHT SHIFT (m positions)	CO, SD	DR_m/NS	$z_{i-m} \leftarrow x_i$	1
	RE		not defined	
INVERSE	CO, RE	DI/NS	$z_i \leftarrow (r_i - 1) - x_i$	1
	SD	DI/SD	$z_i \leftarrow 0 - x_i$	1
CARRY (2 digits)	CO	DC/CO	$c_{i+1} \leftarrow (x_i + y_i + c_i) \geq r_i$	$i + 1$
	SD	DC/SD	$t_{i+1} = (\times x_i + y_i) \times (a \leq \lfloor (x_i + y_i))$	1
	RE		not defined	
SUM (2 digits)	CO	$D+/CO$	$s_i \leftarrow r_i \lfloor (x_i + y_i + c_i)$	$i + 1$
	SD	$D+/SD$	$s_i \leftarrow x_i + y_i + t_i - t_{i+1} \times r_i$	2
	RE	$D+/RE$	$s_i \leftarrow r_i \lfloor (x_i + y_i)$	1
BORROW (2 digits)	CO	DB/CO	$b_{i+1} \leftarrow ((x_i - y_i) - b_i) < 0$	$i + 1$
	SD	DB/SD	$t_{i+1} \leftarrow (\times x_i - y_i) \times (a \leq \lfloor (x_i - y_i))$	1
	RE		not defined	
DIFFERENCE (2 digits)	CO	$D-/CO$	$d_i \leftarrow r_i \lfloor (x_i - y_i) - b_i$	$i + 1$
	SD	$D-/SD$	$d_i \leftarrow (x_i - y_i) + t_i - t_{i+1} \times r_i$	2
	RE	$D-/RE$	$d_i \leftarrow r_i \lfloor (x_i - y_i)$	1

TABLE IV. Local-digit algorithms with multidigit inputs and/or two-digit results.

ALGORITHM NAME; NOTES	NO. SYSTEM "NS"	SYMBOL: Dxx/NS	DIGIT ALGORITHM: ARITHMETIC SPECIFICATION
PRODUCT (2 digits)	CO	D×/CO	$ps_i \leftarrow r_i (x_i \times y_i)$ $pc_{i+1} \leftarrow \lfloor (x_i \times y_i) \div r_i \rfloor$
	SD	D×/SD	$ps_i \leftarrow (x_i \times y_i) - pc_{i+1} \times r_i$ $pc_{i+1} \leftarrow (\times x_i \times y_i) \times \lfloor ((r_i - 1) - a) + (x_i \times y_i) \div r_i \rfloor$
	RE	D×/RE	$z_i \leftarrow r_i (x_i \times y_i)$
SUM (m digits)	CO ¹	D+m/CO	$ms_i \leftarrow r_i (x_i^1 + \dots + x_i^m)$ $mc_{i+1} \leftarrow \lfloor (x_i^1 + \dots + x_i^m) \div r_i \rfloor$
	¹ for CO, SD: $m \leq r_i + 1$	SD ¹	$ms_i \leftarrow (x_i^1 + \dots + x_i^m) - mc_{i+1} \times r_i$ $mc_{i+1} \leftarrow sn_i \times \lfloor ((r_i - a) - 1) + (x_i^1 + \dots + x_i^m) \div r_i \rfloor$ where: $sn_i \leftarrow \times (x_i^1 + \dots + x_i^m)$
² for RE: m, q are arbitrary	RE ²	D+m/RE	$z_i \leftarrow r_i (x_i^1 + \dots + x_i^m)$
PRODUCT-AND-SUM (2 and q digits)	CO ³	D×+q/CO	$ns_i \leftarrow r_i (u_i^1 + u_i^q + x_i \times y_i)$ $nc_{i+1} \leftarrow \lfloor (u_i^1 + u_i^q + x_i \times y_i) \div r_i \rfloor$
	³ for CO: $q \leq 2$	SD ⁴	$ns_i \leftarrow (u_i^1 + \dots + u_i^q + x_i \times y_i) - nc_{i+1} \times r_i$ $nc_{i+1} \leftarrow sn_i \times \lfloor ((r_i - a) - 1) + (u_i^1 + \dots + u_i^q + x_i \times y_i) \div r_i \rfloor$ where: $sn_i \leftarrow \times (u_i^1 + \dots + u_i^q + x_i \times y_i)$
	⁴ for SD: $q \leq r_i - a + 1$	RE ²	D×+q/RE

C. Vector Algorithms for Conventional Number Systems

In order to perform arithmetic, the digit algorithms are organized into *vector algorithms*. A vector algorithm is a prescription for generating the result(s) from the given operand(s). The *operands* are d vectors (x, y , etc.), employing zero-origin leftward indexing and characterized by their length n , the radix vector r and the sets of allowed digit values Σ_i for $0 \leq i \leq n - 1$. In the conventional number systems the fixed radix $r_i > 1$ and the canonical set of digit values are employed for every position. The weight r_i^i is associated with the digit x_i .

The *result* may be either a digit vector (z, p, q , etc.), or a condition-code vector ϵ . A d vector will be generated when an arithmetic operation (for example: addition, subtraction, multiplication, division) is specified by the operation code. A two-valued logic variable ϵ_i (1 for true and 0 for false) will be the result for magnitude comparison, zero detection, overflow detection, range estimate, and similar algorithms.

The vector algorithms describe the digits of the result(s) in terms of the operand digits. Some digits of the result(s) may be specified directly as a function of the particular number system (for instance, the right-end digit in a left shift, etc.). If the result is a condition-code logic variable, its value is specified in terms of all or some digits of the operand(s).

The arithmetic algorithms usually specified by the set of operation codes are: transfer, additive inverse (sign change), absolute value, addition, subtraction,

multiplication, roundoff, arithmetic shifts (for normalization, overflow correction, alignment in floating point) and division. Occasionally inter-radix conversions, square root, exponentiation, trigonometric functions and other more-elaborate algorithms may be specified, as well as intersystem or interformat conversions (residue to binary, etc.). The extension and contraction of range, although not explicitly stated, are implied in the above list. The preceding algorithms all yield numeric results; besides them logic results are obtained from the sign test, zero test, comparison and range-estimate algorithms.

Table V lists a typical set of vector algorithms with one or two operands. This is the "user's viewpoint" in which only the implicit values and the lengths of the results are specified. The "Statement" column uses APL function notation to describe the vector algorithms. The dollar sign \$ represents a number-system identifier which uniquely identifies the details (both explicit and implied) of the number representation system. In addition to operand length, radix vector, indexing system, it also describes the implied properties, such as those listed in Table I. A program specifying the result-digits by means of digit algorithms exists for every identifier.

Tables VI and VII illustrate vector algorithm descriptions for some of the

TABLE V. Common one-vector and two-vector algorithms: symbols and "user's" specifications.

VECTOR ALGORITHM	STATEMENT ¹	LENGTH ρz^2	IMPLICIT VALUE Z
TRANSFER	$z \leftarrow x$	n	$Z \leftarrow X$
RANGE EXTENSION ³	$z \leftarrow m \text{ REX\$ } x$	$n + m$	$Z \leftarrow X$
<i>m</i> positions			
RANGE CONTRACTION	$z \leftarrow m \text{ RCN\$ } x$	$n - m$	$Z \leftarrow X$
<i>m</i> positions			
LEFT ARITH. SHIFT ⁴	$z \leftarrow m \text{ LSH\$ } x$	n	$Z \leftarrow X \times r_i * m$
<i>m</i> positions			
RIGHT ARITH. SHIFT ⁴	$z \leftarrow m \text{ RSH\$ } x$	n	$Z \leftarrow X \times r_i * (-m)$
<i>m</i> positions			
ADDITIVE INVERSE	$z \leftarrow \text{ INV\$ } x$	n	$Z \leftarrow 0 - X$
ROUND OFF ⁵			
<i>m</i> positions	$z \leftarrow m \text{ RND\$ } x$	$n - m$	$Z \leftarrow (X - D)$
SUM	$z \leftarrow x \text{ SUM\$ } y$	n	$Z \leftarrow X + Y$
DIFFERENCE	$z \leftarrow x \text{ DIF\$ } y$	n	$Z \leftarrow X - Y$
PRODUCT	$z \leftarrow x \text{ PRD\$ } y$	$n + n$	$Z \leftarrow X \times Y$
QUOTIENT ⁶	$q \leftarrow x \text{ QNT\$ } y$	n	$Q \leftarrow (X - W) \div Y$
REMAINDER ⁶	$w \leftarrow x \text{ REM\$ } y$	n	$W \leftarrow X - Q \times Y$
ZERO TEST ⁷	$\epsilon_0 \leftarrow \text{ ZRO\$ } x$		$\epsilon_0 \leftarrow X = 0$
POSITIVE TEST ⁷	$\epsilon_1 \leftarrow \text{ POS\$ } x$		$\epsilon_1 \leftarrow X > 0$
NEGATIVE TEST ⁷	$\epsilon_2 \leftarrow \text{ NEG\$ } x$		$\epsilon_2 \leftarrow X < 0$
RANGE TEST (A, B) ⁷	$\epsilon_3 \leftarrow A, B \text{ RTSS\$ } x$		$\epsilon_3 \leftarrow (X < A) \vee (X > B)$

¹The symbol \$ represents the number system identifier for the algorithm.

²Operands x, y have the length n unless explicitly noted otherwise.

³If radix of x is not fixed, replace m by a vector listing the m new radices to be used.

⁴Applicable to fixed-radix ($r_i \geq 2$) operands only.

⁵The range of D is $D_{\min} < D < D_{\max}$; the range is a function of the m deleted digits and their radices.

⁶Length of operand x is $n + n$ digits. The remainder W has the same sign as the dividend X and satisfies $(|W| < |Y|)$.

⁷The tests yield two-valued results ϵ_i , which form the condition-code vector ϵ .

algorithms listed in Table V. The CO (conventional) number system with n -digit operands and an even fixed radix r_i has been selected. Two methods to represent negative numbers are employed:

- (1) The symbol RC stands for Range Complement (often called two's or ten's complement when r_i is 2 or 10, respectively) in which negative numbers are represented as complements with respect to $(r_i)^n$
- (2) The symbol DC stands for Digit Complement (colloquially: one's, or nine's complement when r_i is 2 or 10, respectively) in which negative numbers are represented as complements with respect to $(r_i)^n - 1$.

Table VI specifies vector algorithms which generate a digit vector as the result. The rightmost column identifies and labels the singularities which may occur with the given algorithm. Three common variants of the roundoff algorithm are specified. The "exact round" singularity for method 2 identifies the case in

TABLE VI. Vector algorithm specifications.

VECTOR ALGORITHM	NUMBER SYSTEM ID. "\$"	DIGIT POSITIONS IN z	DIGIT ALGORITHMS FOR SPECIFIED POSITIONS OF z	NAME OF SINGULARITY (SEE TABLE VII)
$z \leftarrow m \text{ REX\$ } x$	RC, DC	$0, \dots, n-1$	$z_i \leftarrow x_i$	None
	RC, DC	$n, \dots, n+m-1$	$z_i \leftarrow (r_i-1) \times (x_{n-1} \geq r_i \div 2)$	
$z \leftarrow m \text{ RCN\$ } x$	RC, DC	$0, \dots, n-m-1$	$z_i \leftarrow x_i$	Overflow OF/RCN\$
	RC, DC	$n-m, \dots, n-1$	$z_i \leftarrow 0$ (null)	
$z \leftarrow m \text{ LSH\$ } x$	RC, DC	$m, \dots, n-1$	DLm/CO	Overflow OF/LSH\$
	RC	$0, \dots, m-1$	$z_i \leftarrow 0$	
	DC	$0, \dots, m-1$	$z_i \leftarrow (r_i-1) \times (x_{n-1} \geq r_i \div 2)$	
$z \leftarrow m \text{ RSH\$}$	RC, DC	$0, \dots, n-m-1$	DRm/CO	Truncation TR/RSH\$
	RC, DC	$n-m, \dots, n-1$	$z_i \leftarrow (r_i-1) \times (x_{n-1} \geq r_i \div 2)$	
$z \leftarrow \text{INV\$ } x$	DC	$0, \dots, n-1$	DI/CO	Inverse Anomaly AN/INV\$
	RC	$0, \dots, n-1$	D+/CO with: $x_i \leftarrow 0$ $y_i \leftarrow (r_i-1) - x_i$	
	RC	0	$c_0 \leftarrow 1$	
$z \leftarrow x \text{ SUM\$ } y$ or $z \leftarrow x \text{ DIF\$ } y$	RC, DC	$0, \dots, n-1$	D+/CO or D-/CO	Overflow OF/SUM\$ or OF/DIF\$
	RC	0	$c_0 \leftarrow 0$ or $b_0 \leftarrow -0$	
$z \leftarrow x \text{ DIF\$ } y$	DC	0	$c_0 \leftarrow c_n$ or $b_0 \leftarrow b_n$	
	RC, DC	$0, \dots, m-1$	$z_i \leftarrow 0$ (null)	
(1) Truncation	RC, DC	$m, \dots, n-1$	$z_i \leftarrow x_i$	None
	RC, DC	m	$z_m \leftarrow x_m + (x_m < r_i \div 2)$	Exact Round EX/RND2\$
(2) Local Adjust.	RC, DC	$m+1, \dots, n-1$	$z_i \leftarrow x_i$	
(3) Sum Adjust.	RC, DC	m	D+/CO with: $c_m \leftarrow 0$	Overflow OF/RND3\$
	RC, DC	$m+1, \dots, n-1$	$y_m \leftarrow (x_{m+1} \geq r_i \div 2)$ D+/CO with: $y_i \leftarrow 0$	

TABLE VII. Vector algorithms for tests and singularities.

VECTOR ALGORITHM	NUMBER SYSTEM	ALGORITHM SPECIFICATION
TESTS:		
$\epsilon_0 \leftarrow \text{ZRO\$ } x$	RC DC	$\epsilon_0 \leftarrow (0 = +/x)$ $\epsilon_0 \leftarrow (0 = +/x) \vee ((+/x) = (r_i - 1) \times \rho x)$
$\epsilon_1 \leftarrow \text{POS\$ } x$	RC, DC	$\epsilon_1 \leftarrow (x_{n-1} < r_i \div 2)$
$\epsilon_2 \leftarrow \text{NEG\$ } x$	RC, DC	$\epsilon_2 \leftarrow (x_{n-1} \geq r_i \div 2)$
SINGULARITIES:		
$\sigma_0 \leftarrow \text{OF/mRCN\$ } x$	RC, DC	$\sigma_0 \leftarrow ((x_{n-m-1} < r_i \div 2) \wedge (0 \neq +/(m \uparrow x)) \vee (x_{n-m-1} \geq r_i \div 2) \wedge (\rho x \times (r_i - 1)) \neq +/(m \uparrow x))$
$\sigma_0 \leftarrow \text{OF/mLSH\$ } x$		
$\sigma_1 \leftarrow \text{TR/mRSH\$ } x$	RC	$\sigma_1 \leftarrow (0 \neq +/(-m \uparrow x))$
$\sigma_1 \leftarrow \text{EX/RND2\$ } x$	DC	$\sigma_1 \leftarrow (0 \neq +/(-m \uparrow x)) \vee (\rho x \times (r_i - 1)) \neq +/(-m \uparrow x)$
$\sigma_2 \leftarrow \text{AN/INV\$ } x$	RC DC	$\sigma_2 \leftarrow (x_{n-1} = r_i \div 2) \wedge ((+/x) = (r_i \div 2))$ $\sigma_2 \leftarrow (0 = +/x)$
$\sigma_3 \leftarrow \text{OF/SUM\$ } x, y$	RC, DC	$\sigma_3 \leftarrow ((x_{n-1} < r_i \div 2) \wedge (y_{n-1} < r_i \div 2) \wedge (z_{n-1} \geq r_i \div 2)) \vee ((x_{n-1} \geq r_i \div 2) \wedge (y_{n-1} \geq r_i \div 2) \wedge (z_{n-1} < r_i \div 2))$
$\sigma_3 \leftarrow \text{OF/DIF\$ } x, y$		
$\sigma_4 \leftarrow \text{OF/RND3\$ } x$	RC, DC	$\sigma_4 \leftarrow ((x_{n-1} < r_i \div 2) \wedge (z_{n-1} \geq r_i \div 2)) \vee ((x_{n-1} \geq r_i \div 2) \wedge (z_{n-1} < r_i \div 2))$

which truncation should take place regardless of the value of x_m . The sum and difference algorithms represent the "ripple" carry or borrow implementation. The methods of fast addition (lookahead, conditional sum, etc.) can also be specified in a similar fashion. The specifications of fast addition, multiplication, and division will appear together with their comparative evaluations in a subsequent paper.

Table VII specifies the algorithms which generate test results ϵ_i and singularity indicators σ_i . Two new operator symbols appear in this table. The sum reduction operator $+/x$ forms the sum $x_0 + x_1 + x_2 + \dots + x_{n-1}$ of all digits of x . The "take" operator $k \uparrow x$ takes the leftmost k digits of x if k is positive, and the rightmost k digits of x if k is negative.

In the singularity list, σ_0 indicates that a left shift or range contraction cannot be done without losing an "overflow" part of the result. The signal σ_1 indicates that a right shift will result in an imprecise (truncated) result. The signal σ_2 indicates an anomaly in the inverse—for RC, it results in an overflow, and for DC the "minus zero" is generated. Signals σ_3 and σ_4 detect overflow after add, subtract and round (with addition) operations.

The main conclusion which can be drawn from Tables III-VII is that a purely arithmetical specification of digital computer processors offers a compact and technology-independent method of describing the operations which are needed. The logic designer takes over at this point and chooses the algorithms which are most effective for his present set of logic circuitry.

ACKNOWLEDGEMENT

This research was supported in part by the U. S. Atomic Energy Commission, Contract No. AT(11-1) Gen 10, Project 14.

Thanks are due to the many graduate students in the UCLA Computer Science Department Course 225A "Computer System Design: Arithmetic Processors" whose comments and constructive criticism on the description of computer arithmetic have stimulated the evolution of this paper.

REFERENCES

- [1] D. L. MacSorley, "High Speed Arithmetic in Digital Computers," *Proc. IRE*, 49, No. 1, 67-91 (January 1961).
- [2] S. Winograd, "On the Time Required to Perform Addition," *J. ACM*, 12, No. 2, 277-285 (1965).
- [3] S. Winograd, "On the Time Required to Perform Multiplication," *J. ACM*, 14, No. 4, 793-802 (1967).
- [4] A. Avižienis, "On the Problem of Computational Time and Complexity of Arithmetic Functions," *Proc. ACM Symp. Theory of Computing*, Los Angeles, California, 255-258 (May 5-6, 1969).
- [5] A. Avižienis, "Theory of Digital-Computer Arithmetic," Notes for UCLA Course Engineering 225A, Ch. 1-3 (to be published).
- [6] A. A. Markov, *Theory of Algorithms*, USSR Academy of Sciences: MOSCOW, 1954. English translation published by the Israel Program for Scientific Translations, PST Catalog No. 219, Jerusalem (1961).
- [7] K. E. Iverson, *A Programming Language* (New York: Wiley, 1962).
- [8] G. W. Patterson, "Algebraic Foundations of Number-Representation Systems," Univ. of Pennsylvania, The Moore School of Electrical Engineering, Report No. 59-00 (September 1, 1958).
- [9] J. E. Robertson, "Redundant Number Systems for Digital-Computer Arithmetic," Notes for the University of Michigan Eng. Summer Conf., "Topics in the Design of Digital Computing Machines," Ann Arbor, Mich. (July 6-10, 1959).
- [10] H. L. Garner, "Number Systems and Arithmetic," *Advances in Computers*, 6, 131-194 (Academic Press, 1965).
- [11] A. Avižienis, "Signed-Digit Number Representations for Fast Parallel Arithmetic," *IRE Trans. Electr. Comput.*, EC-10, No. 3, 389-400 (September 1961).
- [12] G. F. Songster, "Negative-Base Number Representation Systems," *IEEE Trans. Comput.*, EC-12, No. 3, 274-277 (June 1963).
- [13] D. E. Knuth, "An Imaginary Number System," *Comm. ACM*, 3, 245-247 (April 1960).
- [14] A. Svoboda, "The Numerical System of Residual Classes," *Digital Information Processors*, 543-574 (W. Hoffman, Ed., New York: Interscience Publishers, 1962).
- [15] N. Metropolis and R. L. Ashenurst, "Significant-Digit Computer Arithmetic," *IRE Trans. Elec. Comput.*, EC-7, No. 4, 265-267 (December 1958).
- [16] W. W. Peterson, *Error-Correcting Codes*, 236-244 (Massachusetts: The MIT Press, 1961).
- [17] A. Avižienis and C. Tung, "A Universal Arithmetic Building Element (ABE) and Design Methods for Arithmetic Processors," *IEEE Trans. Comput.*, C-19, No. 8, 733-745 (August 1970).