



VLSI Arithmetic

Lecture 6



Prof. Vojin G. Oklobdzija
University of California

<http://www.ece.ucdavis.edu/acsel>



Review

Lecture 5

Prefix Adders and Parallel Prefix Adders

ADDITION: TWO-STEP PROCESS

1. Obtain carries (carry at i depends on $j \leq i$)
 - non-trivial to do fast
2. Compute sum bits (local function)




Figure 2.2: Steps in addition.

from: Ercegovac-Lang

Prefix Adders

Following recurrence operation is defined:

$$(g, p) \circ (g', p') = (g + pg', pp')$$

such that:

$$G_i, P_i = \begin{cases} (g_0, p_0) & i=0 \\ (g_i, p_i) \circ (G_{i-1}, P_{i-1}) & 1 \leq i \leq n \end{cases}$$

$$C_{i+1} = G_i \quad \text{for } i=0, 1, \dots, n$$

$$C_1 = g_0 + p_0 C_{in} \quad (g_{-1}, p_{-1}) = (C_{in}, C_{in})$$

This operation is associative, but not commutative

It can also span a range of bits (overlapping and adjacent)

Parallel Prefix Adders: S. Knowles 1999

operation ' \bullet ':

$$\left(\frac{g}{k}\right)_i \bullet \left(\frac{g}{k}\right)_j = \left(\frac{g_i + \bar{k}_i \cdot g_j}{k_i \cdot k_j}\right)$$

$$\left(\frac{g}{k}\right)_{h\dots j} \bullet \left(\frac{g}{k}\right)_{j\dots k} = \left(\frac{g}{k}\right)_{h\dots i} \bullet \left(\frac{g}{k}\right)_{i\dots k}$$

operation is associative: $h > i \geq j \geq k$

$$\left(\frac{g}{k}\right)_{h\dots j} \bullet \left(\frac{g}{k}\right)_{i\dots k} = \left(\frac{g}{k}\right)_{h\dots k}$$

operation is idempotent: $h > i \geq j \geq k$

$$\left(\frac{c_{i+1}}{k_i \cdot k_{i-1} \cdot k_{i-2} \dots k_0}\right) = \left(\frac{g}{k}\right)_i \bullet \left(\frac{g}{k}\right)_{i-1} \bullet \left(\frac{g}{k}\right)_{i-2} \dots \bullet \left(\frac{g}{k}\right)_0$$

produces carry: $c_{in} = 0$

Prefix adders






Figure 2.17: Composition of spans in computing (g, a) signals.

from: Ercegovac-Lang



Parallel Prefix Adders: variety of possibilities

from: Ercegovic-Lang





Parallel Prefix Adders: variety of possibilities

from: Ercegovac-Lang




Parallel Prefix Adders: variety of possibilities


from: Ercegovic-Lang




Kogge-Stone Adder



Brent-Kung Adder



Hybrid BK-KS Adder



Pyramid Adder:

M. Lehman, "A Comparative Study of Propagation Speed-up Circuits in Binary Arithmetic Units", IFIP Congress, Munich, Germany, 1962.




Fig. 2. Pyramid carry (eight bits) (Ex. 9).

Parallel Prefix Adders: Ladner-Fisher




Figure 1: 32b Ladner-Fischer graph [16,8,4,2,1]


Exploits associativity, but not idempotency.
Produces minimal logical depth

Parallel Prefix Adders: Ladner-Fisher

(16,8,4,2,1)

msb


lsb



Two wires at each level. Uniform, fan-in of two.

Large fan-out (of 16; $n/2$); Large capacitive loading combined with the long wires (in the last stages)

Parallel Prefix Adders: Kogge-Stone



Exploits idempotency to limit the fan-out to 1. Dramatic increase in wires. The wire span remains the same as in Ladner-Fisher.

Buffers needed in both cases: K-S, L-F


Figure 3: 32b Kogge-Stone graph [1,1,1,1,1]

Parallel Prefix Adders: Brent-Kung

- Set the fan-out to one
- Avoids explosion of wires (as in K-S)
- Makes no sense in CMOS:
 - fan-out = 1 limit is arbitrary and extreme
 - much of the capacitive load is due to wire (anyway)
- It is more efficient to insert buffers in L-F than to use B-K scheme


Two Parallel Prefix Adder Structures

Kogge-Stone



- $\log(\text{bits})$ carry stages
- Extra Wiring

Han-Carlson



- $\log(\text{bits}) + 1$ carry stages
- Reduced Wiring and Gates

Parallel Prefix Adders: Han-Carlson

- Is a hybrid synthesis of L-F and K-S
- Trades increase in logic depth for a reduction in fan-out:
 - effectively a higher-radix variant of K-S.
 - others do it similarly by serializing the prefix computation at the higher fan-out nodes.
- Others, similarly trade the logical depth for reduction of fan-out and wire.

Parallel Prefix Adders: variety of possibilities

















Figure 4:
4b, 8b, and 16b
minimum-depth graphs

from: Knowles

bounded by L-F and K-S at ends



Parallel Prefix Adders: variety of possibilities

Knowles 1999

Following rules are used:

- Lateral wires at the j^{th} level span 2^j bits
- Lateral fan-out at j^{th} level is power of 2 up to 2^j
- Lateral fan-out at the j^{th} level cannot exceed that at the $(j+1)^{\text{th}}$ level.

Parallel Prefix Adders: variety of possibilities

Knowles 1999

- The number of minimal depth graphs of this type is given in:

operand width (bits)	number of basic minimum-depth graphs
4	2
8	5
16	14
32	42
64	132
128	429
256	1430

- at 4-bits there is only K-S and L-F, afterwards there are several new possibilities.

Parallel Prefix Adders: variety of possibilities





Figure 5: 32b graph [4,4,2,2,1] Knowles 1999

example of a new 32-bit adder [4,4,2,2,1]

Parallel Prefix Adders: variety of possibilities

Knowles 1999



Example of a new 32-bit adder [4,4,2,2,1]

Parallel Prefix Adders: variety of possibilities

Knowles 1999

	Structure	Buffering	Delay (ref invs)	Length (μm)	Transverse wire flux	
					By level	Total
Ladner-Fischer (fig 2)	[16,8,4,2,1]	[2,1,1,0,0]	13.7	38	[1,2,2,2,2]	9
-	[16,4,2,2,1]	[2,1,1,0,0]	13.2	38	[1,4,4,2,2]	13
-	[16,2,2,2,1]	[2,1,1,0,0]	13.0	41	[1,8,4,2,2]	17
(fig 6)	[4,4,2,2,1]	[1,1,0,0,0]	13.2	35	[4,4,4,2,2]	16
-	[4,4,2,2,1]	[1,1,1,0,0]	12.7	39	[4,4,4,2,2]	16
-	[2,2,2,1,1]	[1,1,1,0,0]	12.1	46	[8,8,4,4,2]	26
Kogge-Stone	[1,1,1,1,1]	[1,1,0,0,0]	12.1	63	[16,16,8,4,2]	42
	[1,1,1,1,1]	[1,1,1,0,0]	11.8	63	[16,16,8,4,2]	42

- Delay is given in terms of FO4 inverter delay: w.c.
(nominal case is 40-50% faster)
- K-S is the fastest
- K-S adders are wire limited (requiring 80% more area)
- The difference is less than 15% between examined schemes

Parallel Prefix Adders: variety of possibilities

Knowles 1999

Conclusion

- Irregular, hybrid schemes are possible
- The speed-up of 15% is achieved at the cost of large wiring, hence area and power
- Circuits close in speed to K-S are available at significantly lower wiring cost




Figure 7: 16b hybrid graph

Possibilities for Further Research


- The logical depth is important (Knowles was right)
- The fan-out is less important than fan-in (Knowles was wrong):
 - It is possible to examine a variety of topologies with restricted and varied fan-in.
- Driving strength and Logical Effort rules were overlooked and at least neglected:
 - It is possible to create number of topologies taking LE rules into account.
 - It is further possible to combine the rules with compound domino implementation taking advantage of two different rules governing “dynamic” and “static”.
- **It is still possible to produce a better adder !**

Other Types of Adders

Conditional Sum Adder


J. Sklansky, “[Conditional-Sum Addition Logic](#)”, IRE Transactions on Electronic Computers, EC-9, p.226-231, 1960.

Conditional Sum Adder



Two adders use shared circuits

(a)



(b)

Figure 2.21: (a) Obtaining conditional outputs. (b) Combined conditional adder.

from: Ercegovac-Lang

Conditional Sum Adder

$$x = 1\ 0\ 1\ 1\ 1\ 0\ 1\ 1\ 0\ 1\ 1\ 0\ 1\ 1\ 0\ 1$$

$$y = 0\ 0\ 0\ 1\ 1\ 0\ 0\ 1\ 1\ 0\ 1\ 1\ 0\ 1\ 1\ 0.$$

i	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ASSUMED INITIAL CARRY	TIME INTERVAL		
x_i	1	0	1	1	1	0	1	1	0	1	1	0	1	1	0	1	0	0	τ_0	
y_i	0	0	0	1	1	0	0	1	1	0	1	1	0	1	1	0	1			
S	1	0	1	0	0	0	1	0	1	1	0	1	1	0	1	1	0	0	0	τ_1
C	0	0	0	1	1	0	0	1	0	0	1	0	0	1	0	0	0			
S	0	1	0	1	1	0	1	0	0	0	1	0	0	1	0	1	0	0	0	τ_2
C	1	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1			
S	1	0	0	0	0	0	0	0	1	1	0	1	0	0	0	1	1	0	0	τ_3
C	0	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1			
S	1	1	0	1	0	1	0	0	0	0	1	0	0	0	1	1	1	0	0	τ_4
C	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1			
s_i	1	1	0	1	0	1	0	1	0	0	1	0	0	0	1	1	1	0		
c_{i+1}	0																	0		

Fig. 1—Example of a conditional-sum addition.

Conditional Sum Adder




Figure 2.23: Doubling the number of bits of the conditional sum.

from: Ercegovac-Lang

Conditional Sum Adder





Figure 2.24: 16-bit conditional-sum adder ($m = 4$).

Conditional Sum Adder



(a)

Carry-Select Adder

O. J. Bedrij, “Carry-Select Adder”, IRE
Transactions on Electronic Computers, June
1962, p.340-34

Carry-Select Sum Adder




Figure 2.22: Carry-select adder.

Carry-Select Adder

Addition under assumption of $C_{in}=0$ and $C_{in}=1$.





Fig. 11: 16-bit Carry-Select Adder


Carry Select Adder:

combining two 32-b VBAs in select mode



$$\text{Delay} = \Delta_{\text{VBA}32} + \Delta_{\text{MUX}}$$

Carry-Select Adder



O.J. Bedrij, IBM Poughkeepsie, 1962

Fig. 1—25-bit adder group.

