A general introductory description of the logical structure of SYS-TEM/360 is given in preparation for the more detailed analyses occurring in the other parts of the paper.

The functional units, the principal registers and formats, and the basic addressing and sequencing principles of the system are indicated.

The structure of SYSTEM/360

Part I-Outline of the logical structure

by G. A. Blaauw and F. P. Brooks, Jr.

SYSTEM/360 is distinguished by a design orientation toward very large memories and a hierarchy of memory speeds, a broad spectrum of manipulative functions, and a uniform treatment of input/output functions that facilitates communication with a diversity of input/output devices. The overall structure lends itself to program-compatible embodiments over a wide range of performance levels.

The system, designed for operation with a supervisory program, has comprehensive facilities for storage protection, program relocation, nonstop operation, and program interruption. Privileged instructions associated with a supervisory operating state are included. The supervisory program schedules and governs the execution of multiple programs, handles exceptional conditions, and coordinates and issues input/output (I/O) instructions. Reliability is heightened by supplementing solid-state components with built-in checking and diagnostic aids. Interconnection facilities permit a wide variety of possibilities for multisystem operation.

The purpose of this discussion is to introduce the functional units of the system, as well as formats, codes, and conventions essential to characterization of the system.

Functional structure

The system/360 structure schematically outlined in Figure 1 has seven announced embodiments. Six of these, namely, MODELS 30, 40, 50, 60, 62, and 70, will be treated here.¹ Where requisite I/O devices, optional features, and storage capacity are present, these six models are logically identical for valid programs that contain explicit time dependencies only. Hence, even though the allowable channels or storage capacity may vary from model to model (as discussed in Part II), the logical structure can be discussed without reference to specific models.

Direct communication with a large number of low-speed termiinput/output nals and other 1/0 devices is provided through a special *multiplexor* channel unit. Communication with high-speed 1/0 devices is accommodated by the *selector* channel units. Conceptually, the input/output system acts as a set of subchannels that operate concurrently with one another and the processing unit. Each subchannel, instructed by its own control-word sequence, can govern a data transfer operation between storage and a selected 1/0 device. A multiplexor channel can function either as one or as many subchannels; a selector channel always functions as a single subchannel. The control unit of each 1/0 device attaches to the channels via a standard mechanical-electrical-programming *interface*.

Figure 1 Functional schematic of System/360



120 G. A. BLAAUW AND F. P. BROOKS, JR.

Figure 2 Schematic of basic registers and data paths



processing

The processing unit has sixteen general purpose 32-bit registers used for addressing, indexing, and accumulating. Four 64-bit floating-point accumulators are optionally available. The inclusion of multiple registers permits effective use to be made of small high-speed memories. Four distinct types of processing are provided: logical manipulation of individual bits, character strings and fixed words; decimal arithmetic on digit strings; fixed-point binary arithmetic; and floating-point arithmetic. The processing unit, together with the central control function, will be referred to as the central processing unit (CPU). The basic registers and data paths of the CPU are shown in Figure 2.

The CPU's of the various models yield a substantial range in performance. Relative to the smallest model (MODEL 30), the internal performance of the largest (MODEL 70) is approximately 50:1 for scientific computation and 15:1 for commercial data processing.

Because of the extensive instruction set, SYSTEM/360 control is more elaborate than in conventional computers. Control functions include internal sequencing of each operation; sequencing from instruction to instruction (with branching and interruption); governing of many I/O transfers; and the monitoring, signaling, timing, and storage protection essential to total system operation. The control equipment is combined with a programmed supervisor, which coordinates and issues all I/O instructions, handles exceptional conditions, loads and relocates programs and data, manages storage, and supervises scheduling and execution of multiple programs. To a problem programmer, the supervisory program and the control equipment are indistinguishable.

The functional structure of SYSTEM/360, like that of most computers, is most concisely described by considering the data formats, the types of manipulations performed on them, and the instruction formats by which these manipulations are specified. control

information formats

The several SYSTEM/360 data formats are shown in Figure 3. An 8-bit unit of information is fundamental to most of the formats. A consecutive group of n such units constitutes a *field of length* n. Fixed-length fields of length one, two, four, and eight are termed *bytes*, *halfwords*, *words*, and *double words*, respectively. In many instructions, the operation code implies one of these four fields as the length of the operands. On the other hand, the length is explicit in an instruction that refers to operands of variable length.

The location of a stored field is specified by the address of the leftmost byte of the field. Variable-length fields may start on any byte location, but a fixed-length field of two, four, or eight bytes must have an address that is a multiple of 2, 4, or 8, respectively. Some of the various alignment possibilities are apparent from Figure 3.

Storage addresses are represented by binary integers in the system. Storage capacities are always expressed as numbers of bytes.



Figure 3 The data formats

Processing operations

The system/360 operations fall into four classes: fixed-point arithmetic, floating-point arithmetic, logical operations, and decimal arithmetic. These classes differ in the data formats used, the registers involved, the operations provided, and the way the field length is stated.

The basic arithmetic operand is the 32-bit fixed-point binary word. Halfword operands may be specified in most operations for the sake of improved speed or storage utilization. Some products and all dividends are 64 bits long, using an even-odd register pair.

Because the 32-bit words accommodate the 24-bit address, the entire fixed-point instruction set, including multiplication, division, shifting, and several logical operations, can be used in address computation. A two's complement notation is used for fixed-point operands.

Additions, subtractions, multiplications, divisions, and comparisons take one operand from a register and another from either a register or storage. Multiple-precision arithmetic is made convenient by the two's complement notation and by recognition of the carry from one word to another. A pair of conversion instructions, CONVERT TO BINARY and CONVERT TO DECIMAL, provide transition between decimal and binary radices without the use of tables. Multiple-register loading and storing instructions facilitate subroutine switching.

Floating-point numbers may occur in either of two fixedlength formats—short or long. These formats differ only in the length of the fractions, as indicated in Figure 3. The fraction of a floating-point number is expressed in 4-bit hexadecimal (base 16) digits. In the short format, the fraction has six hexadecimal digits; in the long format, the fraction has 14 hexadecimal digits. The short length is equivalent to seven decimal places of precision. The long length gives up to 17 decimal places of precision, thus eliminating most requirements for double-precision arithmetic.

The radix point of the fraction is assumed to be immediately to the left of the high-order fraction digit. To provide the proper magnitude for the floating-point number, the fraction is considered to be multiplied by a power of 16. The characteristic portion, bits 1 through 7 of both formats, is used to indicate this power. The characteristic is treated as an excess 64 number with a range from -64 through +63, and permits representation of decimal numbers with magnitudes in the range of 10^{-78} to 10^{75} .

Bit position 0 in either format is the fraction sign, S. The fraction of negative numbers is carried in true form.

Floating-point operations are performed with one operand from a register and another from either a register or storage. The result, placed in a register, is generally of the same length as the operands.

Operations for comparison, translation, editing, bit testing, and bit setting are provided for processing logical fields of fixed and variable lengths. Fixed-length logical operands, which con-

logical operations

OUTLINE OF THE LOGICAL STRUCTURE 123

fixed-point arithmetic

floating-point arithmetic sist of one, four, or eight bytes, are processed from the general registers. Logical operations can also be performed on fields of up to 256 bytes, in which case the fields are processed from left to right, one byte at a time. Moreover, two powerful scanning instructions permit byte-by-byte translation and testing via tables. An important special case of variable-length logical operations is the one-byte field, whose individual bits can be tested, set, reset, and inverted as specified by an 8-bit mask in the instruction.

Any 8-bit character set can be processed, although certain restrictions are assumed in the decimal arithmetic and editing operations. However, all character-set-sensitive 1/0 equipment assumes either the Extended Binary-Coded-Decimal Interchange Code (EBCDIC) of Figure 4 or the code of Figure 5, which is an eight-bit extension of a seven-bit code proposed by the International Standards Organization.

Decimal arithmetic can improve performance for processes requiring few computational steps per datum between the source input and the output. In these cases, where radix conversion from decimal to binary and back to decimal is not justified, the use of registers for intermediate results usually yields no advantage over storage-to-storage processing. Hence, decimal arithmetic is provided in SYSTEM/360 with operands as well as results located in storage, as in the IBM 1400 series. Decimal arithmetic includes

Figure 4 Extended Binary-Coded-Decimal Interchange Code

POSITION	S	> (01					1		_			n			1	1	
- /	> 23	L	i0				0	1~										
4567	00	01	10	11	0	0	01	10	11		00	01	10	11	00	01	10	1
0000	NULL				S	P	&	-										c
0001								/			a	j			A	J		1
0010											b	k	5		В	к	s	2
0011											c	1	t		с	L	т	3
0100	PF	RES	BYP	PN							d	m	u		D	м	U	4
0101	нт	NL	LF	RS							e	л	v		E	N	v	5
0110	LC	BS	EOB	UC							f	0	w		F	0	w	6
0111	DEL	IL	PRE	EOT							g	p	×		G	Р	x	1
1000											ħ	q	у	-	н	Q	Y	8
1001											i	r	z		i	R	z	9
1010			SM			¢	!		:									
1011							\$,	#									
1100						<	*	%	Q									
1101						()	_	,									
1110					-	+	;	>	=									
1111						[-	?	"									
	PF Punch HT Horizo LC Lower DEL Delete RES Restor	off intal tab case	BS Back IL Idle BYP Bypa LF Line EOB End PRF Bref	kspace ass feed of block	SM Se PN Pi RS Ri UC U EDT EI	et mod unch o eader pper c nd of	le stop ase transmission	n										

124 G. A. BLAAUW AND F. P. BROOKS, JR.

character codes

decimal

arithmetic



Figure 5 Eight-bit representation for proposed international code*

addition, subtraction, multiplication, division, and comparison.

The decimal digits 0 through 9 are represented in the 4-bit binary-coded-decimal form by 0000 through 1001, respectively. The patterns 1010 through 1111 are not valid as digits and are interpreted as sign codes: 1011 and 1101 represent a minus, the other four a plus. The sign patterns generated in decimal arithmetic depend upon the character set preferred. For EBCDIC, the patterns are 1100 and 1101; for the code of Figure 5, they are 1010 and 1011. The choice between the two codes is determined by a mode bit.

Decimal digits, packed two to a byte, appear in fields of variable length (from 1 to 16 bytes) and are accompanied by a sign in the rightmost four bits of the low-order byte. Operand fields can be located on any byte boundary, and can have lengths up to 31 digits and sign. Operands participating in an operation have independent lengths. Negative numbers are carried in true form. Instructions are provided for packing and unpacking decimal numbers. Packing of digits leads to efficient use of storage, increased arithmetic performance, and improved rates of data transmission. For purely decimal fields, for example, a 90,000-byte/second tape drive reads and writes 180,000 digits/second.

Figure 6 Five basic instruction formats



instruction formats Instruction formats contain one, two, or three halfwords, depending upon the number of storage addresses necessary for the operation. If no storage address is required of an instruction, one halfword suffices. A two-halfword instruction specifies one address; a three-halfword instruction specifies two addresses. All instructions must be aligned on halfword boundaries.

The five basic instruction formats, denoted by the format mnemonics RR, RX, RS, SI, and SS are shown in Figure 6. RR denotes a register-to-register operation, RX a register and indexed-storage operation, RS a register and storage operation, SI a storage and immediate-operand operation, and SS a storage-to-storage operation.

In each format, the first instruction halfword consists of two parts. The first byte contains the operation code. The length and format of an instruction are indicated by the first two bits of the operation code.

The second byte is used either as two 4-bit fields or as a single 8-bit field. This byte is specified from among the following:

- Four-bit operand register designator (R)
- Four-bit index register designator (X)
- Four-bit mask (M)
- Four-bit field length specification (L)
- Eight-bit field length specification
- Eight-bit byte of immediate data (I)

The second and third halfwords each specify a 4-bit base

register designator (B), followed by a 12-bit displacement (D).

An effective storage address E is a 24-bit binary integer given, in the typical case, by

addressing

$\mathbf{E} = B + X + \mathbf{D}$

where B and X are 24-bit integers from general registers identified by fields B and X, respectively, and the displacement D is a 12-bit integer contained in every instruction that references storage.

The base B can be used for static relocation of programs and data. In record processing, the base can identify a record; in array calculations, it can specify the location of an array. The index X can provide the relative address of an element within an array. Together, B and X permit double indexing in array processing.

The displacement provides for relative addressing of up to 4095 bytes beyond the element or base address. In array calculations, the displacement can identify one of many items associated with an element. Thus, multiple arrays whose indices move together are best stored in an interleaved manner. In the processing of records, the displacement can identify items within a record.

In forming an effective address, the base and index are treated as unsigned 24-bit positive binary integers and the displacement as a 12-bit positive binary integer. The three are added as 24-bit binary numbers, ignoring overflow. Since every address is formed with the aid of a base, programs can be readily and generally relocated by changing the contents of base registers.

A zero base or index designator implies that a zero quantity must be used in forming the address, regardless of the contents of general register 0. A displacement of zero has no special significance. Initialization, modification, and testing of bases and indices can be carried out by fixed-point instructions, or by BRANCH AND LINK, BRANCH ON COUNT, or BRANCH ON INDEX instructions. LOAD EFFECTIVE ADDRESS provides not only a convenient housekeeping operation, but also, when the same register is specified for result and operand, an immediate register-incrementing operation.

Sequencing

Normally, the CPU takes instructions in sequence. After an instruction is fetched from a location specified by the instruction counter, the instruction counter is increased by the number of bytes in the instruction.

Conceptually, all halfwords of an instruction are fetched from storage after the preceding operation is completed and before execution of the current operation, even though physical storage word size and overlap of instruction execution with storage access may cause the actual instruction fetching to be different. Thus, an instruction can be modified by the instruction that immedi-



ately precedes it in the instruction stream, and cannot effectively modify itself during execution.

branching

Most branching is accomplished by a single BRANCH ON CONDITION operation that inspects a 2-bit *condition register*. Many of the arithmetic, logical, and 1/0 operations indicate an outcome by setting the condition register to one of its four possible states. Subsequently a conditional branch can select one of the states as a criterion for branching. For example, the condition code reflects such conditions as non-zero result, first operand high, operands equal, overflow, channel busy, zero, etc. Once set, the condition register remains unchanged until modified by an instruction execution that reflects a different condition code.

The outcome of address arithmetic and counting operations can be tested by a conditional branch to effect loop control. Two instructions, BRANCH ON COUNT and BRANCH ON INDEX, provide for one-instruction execution of the most common arithmetic-test combinations.

A program status word (PSW), a double word having the format shown in Figure 7, contains information required for proper execution of a given program. A PSW includes an instruction address, condition code, and several mask and mode fields. The active or controlling PSW is called the *current* PSW. By storing the current PSW during an interruption, the status of the interrupted program is preserved.

Five classes of interruption conditions are distinguished: input/ output, program, supervisor call, external, and machine check.

For each class, two PSW's, called *old* and *new*, are maintained in the main-storage locations shown in Table 1. An interruption in a given class stores the current PSW as an old PSW and then takes the corresponding new PSW as the current PSW. If, at the conclusion of the interruption routine, old and current PSW's are interchanged, the system can be restored to its prior state and the interrupted routine can be continued.

The system mask, program mask, and machine-check mask bits in the PSW may be used to control certain interruptions. When masked off, some interruptions remain pending while others are merely ignored. The system mask can keep I/o and external interruptions pending, the program mask can cause four of the 15 program interruptions to be ignored, and the machine-check

128 G. A. BLAAUW AND F. P. BROOKS, JR.

program status word

interruption

mask can cause machine-check interruptions to be ignored. Other interruptions cannot be masked off.

Appropriate CPU response to a special condition in the channels and I/O units is facilitated by an I/O *interruption*. The addresses of the channel and I/O unit involved are recorded in the old PSW. Related information is preserved in a channel status word that is stored as a result of the interruption.

Unusual conditions encountered in a program create program interruptions. Eight of the fifteen possible conditions involve overflows, improper divides, lost significance, and exponent underflow. The remaining seven deal with improper addresses, attempted execution of privileged instructions, and similar conditions.

A supervisor-call interruption results from execution of the instruction SUPERVISOR CALL. Eight bits from the instruction format are placed in the interruption code of the old PSW, permitting a message to be associated with the interruption. SUPER-VISOR CALL permits a problem program to switch CPU control back to the supervisor.

Through an *external interruption*, a CPU can respond to signals from the interruption key on the system control panel, the timer, other CPU's, or special devices. The source of the interruption is identified by an interruption code in bits 24 through 31 of the PSW.

The occurrence of a machine check (if not masked off) terminates the current instruction, initiates a diagnostic procedure, and subsequently effects a *machine-check interruption*. A machine check is occasioned only by a hardware malfunction; it cannot be caused by invalid data or instructions.

Address	Byte length	Purpose				
0	8	Initial program loading PSW				
8	8	Initial program loading ccw 1				
16	8	Initial program loading ccw 2				
24	8	External old psw				
32	8	Supervisor call old PSW				
40	8	Program old PSW				
48	8	Machine check old PSW				
56	8	Input/output old psw				
64	8	Channel status word				
72	4	Channel address word				
76	4	Unused				
80	4	Timer				
84	4	Unused				
88	8	External new psw				
96	8	Supervisor call new psw				
104	8	Program new PSW				
112	8	Machine check new PSW				
120	8	Input/output new psw				
128		Diagnostic scan-out area*				

Table I Permanent storage assignments

* The size of the diagnostic scan-out area is configuration dependent.

interrupt priority

> program status

Interruption requests are honored between instruction executions. When several requests occur during execution of an instruction, they are honored in the following order: (1) machine check, (2) program or supervisor call, (3) external, and (4) input/output. Because the program and supervisor-call interruptions are mutually exclusive, they cannot occur at the same time.

If a machine-check interruption occurs, no other interruptions can be taken until this interruption is fully processed. Otherwise, the execution of the CPU program is delayed while PSW's are appropriately stored and fetched for each interruption. When the last interruption request has been honored, instruction execution is resumed with the PSW last fetched. An interruption subroutine is then serviced for each interruption in the order (1) input/output, (2) external, and (3) program or supervisor call.

Overall CPU status is determined by four alternatives: (1) stopped versus operating state, (2) running versus waiting state, (3) masked versus interruptable state, and (4) supervisor versus problem state.

In the stopped state, which is entered and left by manual procedure, instructions are not executed, interruptions are not accepted, and the timer is not updated. In the operating state, the CPU is capable of executing instructions and of being interrupted.

In the running state, instruction fetching and execution proceeds in the normal manner. The wait state is typically entered by the program to await an interruption, for example, an I/ointerruption or operator intervention from the console. In the wait state, no instructions are processed, the timer is updated, and I/o and external interruptions are accepted unless masked. Running versus waiting is determined by the setting of a bit in the current PSW.

The CPU may be interruptable or masked for the system, program, and machine interruptions. When the CPU is interruptable for a class of interruptions, these interruptions are accepted. When the CPU is masked, the system interruptions remain pending, but the program and machine-check interruptions are ignored. The interruptable states of the CPU are changed by altering mask bits in the current PSW.

In the problem state, processing instructions are valid, but all 1/0 instructions and a group of control instructions are invalid. In the supervisor state, all instructions are valid. The choice of problem or supervisor state is determined by a bit in the psw.

Supervisory Facilities

timer A timer word in main storage location 80 is counted down at a rate of 50 or 60 cycles per second, depending on power line frequency. The word is treated as a signed integer according to the rules of fixed-point arithmetic. An external interrupt occurs when the value of the timer word goes from positive to negative. The full cycle time of the timer is 15.5 hours.

Figure 8 Channel status word format



electrical, logical, and buffering capabilities necessary for 1/0 device operation. From the programming point of view, most control-unit and 1/0 device functions are indistinguishable. Sometimes the control unit is housed with an 1/0 device, as in the case of the printer.

A control unit functions only with those I/O devices for which it is designed, but all control units respond to a standard set of signals from the channel. This control-unit-to-channel connection, called the I/O *interface*, enables the CPU to handle all I/O operations with only four instructions.

Input/output instructions can be executed only while the CPU is in the supervisor state. The four I/O instructions are START I/O, HALT I/O, TEST CHANNEL, and TEST I/O.

START I/O initiates an I/O operation; its address field specifies a channel and an I/O device. If the channel facilities are free, the instruction is accepted and the CPU continues its program. The channel independently selects the specified I/O device. HALT I/O terminates a channel operation. TEST CHANNEL sets the condition code in the PSW to indicate the state of the channel addressed by the instruction. The code then indicates one of the following conditions: channel available, interruption condition in channel, channel working, or channel not operational. TEST I/O sets the PSW condition code to indicate the state of the addressed channel, subchannel, and I/O device.

Channels provide the data path and control for I/o devices as they communicate with main storage. In the multiplexor channel, the single data path can be time-shared by several low-speed devices (card readers, punches, printers, terminals, etc.) and the channel has the functional character of many subchannels, each of which services one I/o device at a time. On the other hand, the selector channel, which is designed for high-speed devices, has the functional character of a single subchannel. All subchannels respond to the same I/o instructions. Each can fetch its own control word sequence, govern the transfer of data and control signals, count record lengths, and interrupt the CPU on exceptions.

Two modes of operation, *burst* and *multiplex*, are provided for multiplexor channels. In burst mode, the channel facilities are monopolized for the duration of data transfer to or from a particular I/o device. The selector channel functions only in the burst mode. In multiplex mode, the multiplexor channel sustains several simultaneous I/o operations: bytes of data are interleaved

132 G. A. BLAAUW AND F. P. BROOKS, JR.

I/O instructions

channels

Figure 9 Channel command word format



and then routed between selected 1/0 devices and desired locations in main storage.

At the conclusion of an operation launched by START I/O or TEST I/O, an I/O interruption occurs. At this time a channel status word (csw) is stored in location 64. Figure 8 shows the csw format. The csw provides information about the termination of the I/O operation.

Successful execution of START I/O causes the channel to fetch a channel address word from main-storage location 72. This word specifies the storage-protection key that governs the I/O operation, as well as the location of the first eight bytes of information that the channel fetches from main storage. These 64 bits comprise a channel command word (ccw). Figure 9 shows the ccw format.

One or more ccw's make up the channel program that directs channel operations. Each ccw points to the next one to be fetched, except for the last in the chain which so identifies itself.

Six channel commands are provided: read, write, read backward, sense, transfer in channel, and control. The read command defines an area in main storage and causes a read operation from the selected 1/0 device. The write command causes data to be written by the selected device. The read-backward command is akin to the read command, but the external medium is moved in the opposite direction and bytes read backward are placed in descending main storage locations.

The control command contains information, called an *order*, that is used to control the selected I/o device. Orders, peculiar to the particular I/o device in use, can specify such functions as rewinding a tape unit, searching for a particular track in disk storage, or line skipping on a printer. In a functional sense, the CPU executes I/o instructions, the channels execute commands, and the control units and devices execute orders.

The sense command specifies a main storage location and transfers one or more bytes of status information from the selected control unit. It provides details concerning the selected I/O device, such as a stacker-full condition of a card reader or a file-protected condition of a magnetic-tape reel.

A channel program normally obtains ccw's from a consecutive string of storage locations. The string can be broken by a transferin-channel command that specifies the location of the next ccw to be used by the channel. External documents, such as punched cards or magnetic tape, may carry ccw's that can be used by the channel program

Table 2 System/360 Instructions

RR Format BRANCHING AND STATUS SWITCHING FIXED-POINT FULLWORD AND LOGICAL FLOATING-POINT LONG FLOATING-POINT SHORT xxxx 0000xxxx 0001xxxx 0010xxxx 0011xxxx 0000 0001 LPDR LOAD POSITIVE LNDR LOAD NEGATIVE LTDR LOAD AND TEST LCDR LOAD COMPLEMENT HDR HALVE LPER LOAD POSITIVE LNER LOAD NEGATIVE LTER LOAD AND TEST LCER LOAD COMPLEMENT HER HALVE LOAD POSITIVE LOAD NEGATIVE LOAD AND TEST LOAD COMPLEMENT LPR LFR LNR LTR LCR 0010 0011 LOAD COMPLEMENT AND COMPARE LOGICAL OR EXCLUSIVE OR LOAD COMPARE ADD SUBTRACT MULTIPLY DIVIDE ADD LOGICAL SUBTRACT LOGICAL SPM SET PROGRAM MASK BALR BRANCH AND LINK BCRBRANCH ON COUNT BCR BRANCH/CONDITION SSK SET KEY ISK INSERT KEY SVC SUPERVISOR CALL 0100 NR CLR OR 0101 0110 0111 XR LR CR AR SR MR DR ALR SLR LDR LOAD CDR COMPARE ADR ADD N SDR SUBTRACT N MDR MULTIPLY DDR DIVIDE AWR ADD U SWR SUBTRACT U LOAD COMPARE ADD N SUBTRACT N MULTIPLY DIVIDE ADD U SUBTRACT U 1000 1001 1010 LER CER ALR SER MER DER AUR SUR 1010 1011 1100 1101 1110 1111

RX Format

	FIXED-POINT HALFWORD AND BRANCHING		FIXED-POINT FULLWORD AND LOGICAL			FLOATING-POINT LONG	FLOATING-POINT SHORT			
XXXX	0100xxxx		0101xxxx			0110xxxx		0111xxxx		
0000 0001 0010 0011	STH LA STC IC	STORE LOAD ADDRESS STORE CHARACTER INSERT CHARACTER	ST	STORE	STD	STORE	STE	STORE		
0100 0101 0110 0111	EX BAL BCT BC	EXECUTE BRANCH AND LINK BRANCH ON COUNT BRANCH/CONDITION	N CL O X	AND COMPARE LOGICAL OR EXCLUSIVE OR						
1000 1001 1010 1011 1100 1101	LH CH AH SH MH	LOAD COMPARE ADD SUBTRACT MULTIPLY	L C A S M D	LOAD COMPARE ADD SUBTRACT MULTIPLY DIVIDE	LD CD AD SD MD DD	LOAD COMPARE ADD N SUBTRACT N MULTIPLY DIVIDE	LE CE AE SE ME DE	LOAD COMPARE ADD N SUBTRACT N MULTIPLY DIVIDE		
1110 1111	CVD CVB	CONVERT-DECIMAL CONVERT-BINARY	AL SL	ADD LOGICAL SUBTRACT LOGICAL	AW	ADD U SUBTRACT U	AU	ADD U SUBTRACT U		

RS, SI Format

BRANCHING STATUS SWITCHING AND SHIFTING

xxxx	1000xxxx	1001xxxx	1010xxxx	1011xxxx
xxxx 0000 0001 0010 0011 0100 0101 0101	1000xxxx SSM SET SYSTEM MASK LPSW LOAD PSW DIAGNOSE WRD WRITE DIRECT RDD READ DIRECT BXH BRANCH/LOW-EQUAL SRL SHIFT RIGHT SL SLL SHIFT RIGHT SL SLA SHIFT RIGHT S SRD SHIFT RIGHT DL SRD SHIFT RIGHT DL	1001xxxx STM STORE MULTIPLE TM TEST UNDER MASK MVI MOVE TS TEST AND SET NI AND CLI COMPARE LOGICAL OI OR XI EXCLUSIVE OR LM LOAD MULTIPLE SIO START I/O	1010xxxx	1011xxxx
1101 1110 1111	SLDL SHIFT LEFT DL SRDA SHIFT RIGHT D SLDA SHIFT LEFT D	TIO TEST I/O HIO HALT I/O TCH TEST CHANNEL		

FIXED-POINT LOGICAL AND INPUT/OUTPUT

SS Format		LOGICAL		DECIMAL		
xxxx 1	1100xxxx	1101xxxx	1110xxxx	1111xxxx		
0000 0001 0010 0011 0100 0101 0110 0111	MVN MVC MVZ NC CLC OC XC	MOVE NUMERIC MOVE ZONE AND COMPARE LOGICAL OR EXCLUSIVE OR		MVO MOVE WITH OFFSET PACK PACK UNPK UNPACK		
1000 1001 1010 1011 1100 1101 1101 1110	TR TRT ED EDMH	TRANSLATE TRANSLATE AND TEST EDIT EDIT AND MARK		ZAP ZERO AND ADD CP COMPARE AP ADD SP SUBTRACT MP MULTIPLY DP DIVIDE		
NOTE: N = NORMALI SL = SINGLE I	IZED LOGICAL	DL = DOUBLE LOGICAL U = UNNORMALIZED	s = sinc p = pou	BLE		

channel to govern the reading of the documents.

The input/output interruptions caused by termination of an I/o operation, or by operator intervention at the I/o device, enable the CPU to provide appropriate programmed response to conditions as they occur in I/o devices or channels. Conditions responsible for I/o interruption requests are preserved in the I/o devices or channels until recognized by the CPU.

During execution of START I/O, a command can be rejected by a busy condition, program check, etc. Rejection is indicated in the condition code of the PSW, and additional detail on the conditions that precluded initiation of the I/O operation is provided in a csw.

The need for manual control is minimal because of the design of the system and supervisory program. A control panel provides the ability to reset the system; store and display information in main storage, in registers, and in the Psw; and load initial program information. After an input device is selected with the load unit switches, depressing a load key causes a read from the selected input device. The six words of information that are read into main storage provide the Psw and the ccw's required for subsequent operation.

The SYSTEM/360 instructions, classified by format and function, are displayed in Table 2. Operation codes and mnemonic abbreviations are also shown. With the previously described formats in mind, much of the generality provided by the system is apparent in this listing. manual control

instruction set

Summary

In the SYSTEM/360 logical structure, processing efficiency and versatility are served by multiple accumulators, binary addressing, bit-manipulation operations, automatic indexing, fixed and variable field lengths, decimal and hexadecimal radices, and floating-point as well as fixed-point arithmetic. The provisions for program interruption, storage protection, and flexible CPU states contribute to effective operation. Base-register addressing, the standard interface between channels and input/output control units, and the machine-language compatibility among models contribute to flexible configurations and to orderly system expansion.

FOOTNOTE

1. A seventh embodiment, the Model 92, is not discussed in this paper. This model does not provide decimal data handling and has a few minor differences arising from its highly concurrent, speed-oriented organization. A paper on Model 92 is planned for future publication in the *IBM Systems Journal*.