



Simplified diagram of VHDL simulation cycle
-from Figure 17.18 Allen Dewey,
Analysis and Design of Digital Systems with VHDL