



FSM Design Using Counters (example TI: 74163)



TI 74163




18-7
3 4-Bit Counter Logic Diagram
(Courtesy of Texas Instruments)


| Cl | Ld | PT | S_{n+1} |
|----|----|----|---------------------------|
| 0 | 1 | 1 | 0000 |
| 1 | 0 | 1 | $D_0 D_C D_B D_A$ |
| 1 | 1 | 0 | $D_0 D_C D_B D_A$ No. Clk |
| 1 | 1 | 1 | S_{n+1} |

Use of Counters in FSM Design


Count: 5, 6, 7, 8, 9 14, 15, 5, 6, 7



Count: 0, 1, 2, 3 11, 12, 13, 9, 1, ...






Design FSM using TI 74163 Counter:



| S_n | | | | S_{n+1} | | | | Clr Ld | | D_c | D_b | D_a | PT |
|-------|---|---|---|-----------|---|---|---|--------|---|-------|-------|-------|----|
| X | C | B | A | C | B | A | | | | | | | |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | - | - | - | 1 | |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | - | - | - | 1 | |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | - | - | 1 | 1 | |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | |
| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |

Inhibit Chng.

Design FSM using TI 74163 Counter



$D_C = B$

$D_B = 1$

$D_A = C$

