


State Reduction :

Could this be implemented with fewer states ?

S_n	S_{n+1}		Output Y	
	$X=0$	$X=1$	$X=0$	$X=1$
S_0	S_5	S_1	0	0
S_1	S_5	S_6	0	0
S_2	S_2	S_6	0	0
S_3	S_0	S_1	0	0
S_4	S_4	S_3	0	0
S_5	S_0	S_1	0	0
S_6	S_5	S_1	1	0

S_2^*



$$k = \lceil \log(n) \rceil$$

1	1-6					
2	2-5 1-6	2-5 X				
3	X	X	X			
4	4-5 1-3	4-1 1-3	3-6 ✓	X		
5	0-5 ✓	0-5 ✓	0-2 1-6	X	0-4 1-3	
6	X	X	X	0-5 ✓	X	X
	0	1	2	3	4	5

0 = 5 ✓
1 = 5
3 = 6
2 = 4

0 = 1 = 5 = S_0^*
2 = 4 = S_1^*
3 = 6 = S_2^*

S_n	S_{n+1}		Y	
	$X=0$	$X=1$	$X=0$	$X=1$
S_0^*	S_0^*	S_1^*	0	0
S_1	S_1^*	S_2^*	0	0
S_2	S_0	S_0	1	0
...				




TABLE 13-4
A State Table with
Multiple Inputs
and Outputs

Present State	Next State				Present Output (Z_1Z_2)			
	$X_1X_2 = 00$	01	10	11	$X_1X_2 = 00$	01	10	11
S_0	S_3	S_2	S_1	S_0	00	10	11	01
S_1	S_0	S_1	S_2	S_3	10	10	11	11
S_2	S_3	S_0	S_1	S_1	00	10	11	01
S_3	S_2	S_2	S_1	S_0	00	00	01	01

FIGURE 13-15
State Graph for
Table 13-4




TABLE 13-4
A State Table with
Multiple Inputs
and Outputs

Present State	Next State				Present Output (Z_1Z_2)			
	$X_1X_2 = 00$	01	10	11	$X_1X_2 = 00$	01	10	11
S_0	S_3	S_2	S_1	S_0	00	10	11	01
S_1	S_0	S_1	S_2	S_3	10	10	11	11
S_2	S_3	S_0	S_1	S_1	00	10	11	01
S_3	S_2	S_2	S_1	S_0	00	00	01	01

FIGURE 13-15
State Graph for
Table 13-4





TABLE 13-4
A State Table with
Multiple Inputs
and Outputs

Present State	Next State				Present Output (Z_1Z_2)			
	$X_1X_2 = 00$	01	10	11	$X_1X_2 = 00$	01	10	11
S_0	S_3	S_2	S_1	S_0	00	10	11	01
S_1	S_0	S_1	S_2	S_3	10	10	11	11
S_2	S_3	S_0	S_1	S_1	00	10	11	01
S_3	S_2	S_2	S_1	S_0	00	00	01	01

FIGURE 13-15
State Graph for
Table 13-4




represent a carry (c_i) of 0 and 1, respectively. From the table, c_i is the present state of the sequential circuit, and c_{i+1} is the next state. If we start in S_0 (no carry), and $x_i y_i = 11$, the output is $s_i = 0$ and the next state is S_1 . This is indicated by the arrow going from state S_0 to S_1 .

Table 13-4 shows a state table for a Mealy sequential circuit with two inputs and two outputs. Figure 13-15 shows the corresponding state graph. The notation 00, 01/00 on the arc from S_3 to S_2 means if $X_1 = X_2 = 0$ or $X_1 = 0$ and $X_2 = 1$, then $Z_1 = 0$ and $Z_2 = 0$.

TABLE 13-4
A State Table with
Multiple Inputs
and Outputs

Present State	Next State				Present Output ($Z_1 Z_2$)			
	$X_1 X_2 = 00$	01	10	11	$X_1 X_2 = 00$	01	10	11
S_0	S_3	S_2	S_1	S_0	00	10	11	01
S_1	S_0	S_1	S_2	S_3	10	10	11	11
S_2	S_3	S_0	S_1	S_1	00	10	11	01
S_3	S_2	S_2	S_1	S_0	00	00	01	01

FIGURE 13-15
State Graph for
Table 13-4



Input S_n		Current State $Q_1^n Q_0^n$		Next State $Q_1^{n+1} Q_0^{n+1}$		Output $Z_1 Z_2$		RS-FF			
x_1	x_2							S_1	R_1	S_0	R_0
0	0	S_0	0	0	S_3	1	1	1	0	1	0
0	0	S_1	0	1	S_0	1	0	0	-	0	1
0	0	S_2	1	0	S_3	1	1	0	0	1	0
0	0	S_3	1	1	S_2	1	0	0	0	0	1
0	1	S_0	0	0	S_2	1	0	1	0	0	-
0	1	S_1	0	1	S_1	0	0	0	-		
0	1	S_2	1	0	S_0	0	0	0	1		
0	1	S_3	1	1	S_2	1	0	-	0		
1	0	S_0	0	0	S_1	0	0	0	-		
1	0	S_1	0	1	S_2	1	0	1	0		
1	0	S_2	1	0	S_1	0	0	0	1		
1	0	S_3	1	1	S_1	0	0	0	1		
1	1	S_0	0	0	S_0	0	0	0	-		
1	1	S_1	0	1	S_3	1	1	1	0		
1	1	S_2	1	0	S_1	0	0	0	1		
1	1	S_3	1	1	S_0	0	0	0	1		

Truth table for Q_1 (next state bit 1):

x_1	x_2	Q_1
0	0	1
0	1	0
1	0	0
1	1	0

Truth table for R_1 (RS-FF input 1):

x_1	x_2	R_1
0	0	0
0	1	1
1	0	1
1	1	0

Truth table for Z_1 (output 1):

x_1	x_2	Z_1
0	0	1
0	1	0
1	0	0
1	1	0



$$R_1 = x_1 Q_1 + x_2 \bar{Q}_0$$

$$Z_1 = \bar{Q}_1 Q_0 + x_1 \bar{x}_2 \bar{Q}_0 + \bar{x}_1 x_2 \bar{Q}_1$$