










SOP: AND - OR $\rightarrow$ any function

POS: (OR - AND)

Hazard in Combin. Ckts



MUX :




$$f = s \cdot b + \bar{s} \cdot a$$




$$s=0 ; f=a$$

$$s=1 ; f=b$$

Re-Convergent Fan-Out w/
non-equal parities of
inversion :



Multiple Output Networks




Multiple Output Networks

$$f_1 = \sum m(2, 3, 5, 7, 8, 9, 10, 11, 13, 15)$$

$$f_2 = \sum m(2, 3, 5, 6, 7, 10, 11, 14, 15)$$

$$f_3 = \sum m(0, 2, 8, 9, 13, 14, 15)$$



$$f_1 = bd + a\bar{b} + \bar{b}c$$

$$f_2 = c + \bar{a}bd$$

$$f_3 = bc + \bar{a}\bar{b}c + abd$$

10 Gates 25 inputs

① + ② + ③ + ④

$$f_1 = \bar{b}c + \bar{a}bd + abd + a\bar{b}\bar{c}$$

① + ② + ③

$$f_2 = \bar{b}c + bc + \bar{a}bd =$$

$c + \bar{a}bd$

① + ② + ③


$$f_3 = bc + a\bar{b}\bar{c} + abd$$

8 gates

22-inputs

SSI
small scale integr.

60's
70's



7400



7404



2-8

100 gates

MSI

70's

Medium Scale of Integr.

1000 gates

LSI

70's

4004

8008

Large Scale of Integr




2K-10K gates

4150 transistors



4300)

SSI Functions

MUX:









$$F = \bar{S}_0 \bar{S}_1 \cdot I_0 + \bar{S}_1 S_0 \cdot I_1 +$$



SSI Functions

74xx SSI
 ↓
 LSI
 ↓
 70 μP 24 4k
 4004
 ↓
 VLSI
 ~ 1BT








Implementing a function with a MUX :

a	b	c	f
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Truth Table

$\rightarrow 3$



$\rightarrow$

$f(bc)$

	a	b	c	f
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	0
4	1	0	0	1
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1

$$f = \bar{a}\bar{b} + ac$$

