

A Perspective on Nanowire Photodetectors: Current Status, Future Challenges, and Opportunities

Logeeswaran VJ, Jinyong Oh, Avinash P. Nayak, Aaron M. Katzenmeyer, Kristin H. Gilchrist, Sonia Grego, Nobuhiko P. Kobayashi, Shih-Yuan Wang, *Fellow, IEEE*, A. Alec Talin, Nibir K. Dhar, *Member, IEEE*, and M. Saif Islam, *Member, IEEE*

(Invited Paper)

Abstract—One-dimensional semiconductor nanostructures (nanowires (NWs), nanotubes, nanopillars, nanorods, etc.) based photodetectors (PDs) have been gaining traction in the research community due to their ease of synthesis and unique optical, mechanical, electrical, and thermal properties. Specifically, the physics and technology of NW PDs offer numerous insights and opportunities for nanoscale optoelectronics, photovoltaics, plasmonics, and emerging negative index metamaterials devices. The successful integration of these NW PDs on CMOS-compatible substrates and various low-cost substrates via direct growth and transfer-printing techniques would further enhance and facilitate the adaptation of this technology module in the semiconductor foundries. In this paper, we review the unique advantages of NW-based PDs, current device integration schemes and practical strategies, recent device demonstrations in lateral and vertical process integration with methods to incorporate NWs in PDs via direct growth (nanoepitaxy) methods and transfer-printing methods, and discuss the numerous technical design challenges. In particular, we present an ultrafast surface-illuminated PD with 11.4-ps full-width at half-maximum (FWHM), edge-illuminated novel waveguide PDs, and some novel concepts of light trapping to provide a full-length discussion on the topics of: 1) low-resistance contact and interfaces for NW integration; 2) high-speed design and impedance matching; and 3) CMOS-compatible mass-manufacturable device fabrication. Finally, we offer a brief outlook into the future opportunities of NW PDs for consumer and military application.

Index Terms—High speed, impedance matching, metamaterials, nanoepitaxy, nanowire (NW), optical waveguide, photodetectors (PDs), photon traps.

I. INTRODUCTION

TRADITIONAL R&D activities in photodetectors (PDs) have been largely focused on pursuing miniaturized PDs with high responsivity, large bandwidth, short response time, low noise, and high gain-bandwidth. PDs such as p-n junctions, p-i-n diodes, phototransistors, and avalanche photodiodes are some of the depletion-mode devices widely used in photoreceivers because of their low operational voltages, high sensitivity, and high-speed properties. The absorption coefficient of the active layer material in a PD is typically $\sim 1/\mu\text{m}$. In order to ensure substantial absorption of the incident light, and thus, increase the sensitivity and quantum efficiency, the thickness of the active layer of conventional PDs has to be designed accordingly. As an example, in order to achieve quantum efficiency greater than 80%, GaAs PDs need more than 1.8- μm absorption layer thickness (when $\lambda_{\text{absorption}}$ is 840 nm), which is thicker than the dimensions of most thin-film-based devices used in electronics and optoelectronics.

In contrast, detectors with thin absorbing regions are of greater interest for two reasons. First, a thinner absorption layer translates to a shorter carrier transit time and, hence, higher detector speed, although that comes about at the expense of efficiency. Second, in optoelectronic device integration, a thinner layer means greater structural compatibility with the ever-shrinking electronic devices, which could lead to new energy-optimized design options. As a strategy of enhancing photon absorption, the applications of resonant structures in the PD design have been demonstrated [1], [2]. Researchers have also developed waveguide-based detectors to get around the well-known efficiency-speed tradeoff [3], [4] and traveling-wave waveguide-distributed PDs for high power and large bandwidth [5], [6]. Unfortunately, all these approaches offer limited opportunities for device scaling, while adding layers of complexity to the issue of integration with nanoscale electronic components.

Incompatibility in different material systems has been the main barrier in identifying a unitary host material for large-scale integration of electronics and photonics. There has been an intense debate whether to integrate high-performance optoelectronics on Si, Indium Phosphide (InP), or GaAs, and

Manuscript received September 7, 2010; accepted October 24, 2010. Date of publication January 13, 2011; date of current version August 5, 2011. This work was supported in part by the Department of Defense under Army Research Office Research Grant 55176-EL-DRP, in part by the Research Triangle International (RTI), and in part by the National Science Foundation under Grant 0547679.

L. VJ, J. Oh, A. P. Nayak, A. M. Katzenmeyer, and M. S. Islam are with the Integrated Nanodevices and Nanosystem Research Group, Department of Electrical and Computer Engineering, University of California, Davis, CA 95616 USA (e-mail: sislam@ucdavis.edu).

K. H. Gilchrist and S. Grego are with the Center for Materials and Electronic Technologies, Research Triangle International, Research Triangle Park, NC 27709 USA (e-mail: sgrego@rti.org).

N. P. Kobayashi is with the Jack Baskin School of Engineering, University of California, Santa Cruz, CA 95064 USA (e-mail: nobby@soe.ucsc.edu).

S.-Y. Wang is with the Information and Quantum Science Laboratory, Advanced Studies, Hewlett-Packard Laboratories, Palo Alto, CA 94304 USA (e-mail: sywang@hp.com).

A. A. Talin was with Sandia National Laboratories, Livermore, CA 94551 USA. He is now with the Center for Nanoscience and Technology, The National Institute of Standards and Technology (NIST), Gaithersburg, MD 20899 USA (e-mail: albert.talin@nist.gov).

N. K. Dhar is with the Microsystems Technology Office, Defense Advanced Research Projects Agency, Arlington, VA 22203 USA (e-mail: nibir.dhar@darpa.mil).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JSTQE.2010.2093508

that debate did not weaken the domination of Si in electronic ICs, although several successful compound semiconductor-based IC chips were effectively integrated in communication and computing systems. The dominant role of silicon is motivating the nanowire (NW) device community to develop the technology based on Si substrate, as it helps in drastically reducing the uncertainties in investments, critical research directions, and resource allocations. Presently, the Si industry is worth about US \$200 billion in revenue per year, and that is a result of the past 50 years' evolution of Si technology in design tools, circuit architecture, substrate manufacturing and epitaxy, device processing, packaging, reliability testing, and quality control. Currently, the Si industry spends around \$45 billion/year [7] for R&D and this level of R&D spending is not affordable for a new material. Therefore, the integration of nanomaterials on Si will likely remain the dominant trend in the foreseeable future.

On the other hand, much higher charge-carrier mobility (as compared with that of Si), and the more efficient light-emission and absorption characteristics of compound semiconductor because of their direct bandgap (as compared with the indirect bandgap of Si), have been the two important driving forces in the development of heterogeneous devices. To enhance the emission and absorption of light in Si, researchers have attempted to manipulate Si on the nano and quantum scales [8] and to exploit its nonlinear optical properties [9]. However, it seems implausible that these devices will outperform their compound semiconductor counterparts, which currently provide the state-of-the-art optoelectronic devices for the telecommunication market. Thus, the integration of compound semiconductor and Si is crucial to achieve efficient photonic ICs (PIC).

A. New Material—Nanowires

Over the last ten years or more, parallel developments and advances in the “bottom-up” synthesis of 1-dimensional NWs (1-D-NWs) with precise control on the chemical compositions, morphologies, and sizes have enabled researchers to fabricate novel nanodevices, such as NW FETs (NWFETs) [10]–[13], LEDs [14], [15], complimentary inverters [16], complex logic gates [17], lasers [18], chemical sensors [19]–[21], and PDs [22]. Simultaneously, the current state-of-the-art silicon CMOS technology has already been scaled down to nanometer feature sizes and is approaching the physical lower limit of beneficial scaling. These trends motivate a search for new technologies that may allow widespread and cost-effective integration of NWs in devices and circuits for electronic as well as optoelectronic applications.

B. Scope of the Paper

The field of 1-D NWs like so many other emerging research fields has had its fair share of progress through “contradictions, debates, and disagreements.” Lack of characterization techniques and conflicts of interpretations on the size- and shape-dependent properties of NWs, which are often very different from bulk materials, further contributed to the contradictions. Over the years, many of the earlier conflicts of interpretation have been resolved to a large degree, while others have been

continuously consistent [23]–[25]. Many interesting questions still remain for NW-based devices, among them:

- 1) What constitutes a linear and reliable contact material for NWs [26]–[28]?
- 2) Can NWs be grown without catalysts and with engineered bandgaps [29]?
- 3) Can defect and surface-states-free NWs be grown at arbitrary crystal orientation on any surface [30]–[32]?
- 4) Can high-speed devices with NWs synthesized via bottom-up methods be designed?
- 5) Can macro-to-micro-to-nano impedance matching in NW devices be achieved?
- 6) Can a single NW device be used to map the performance of devices comprising an ensemble of NWs?

There have been many reviews on the field of NWs that have mainly focused on various material growth aspects, mechanisms, and techniques to control the NW crystal growth [33], [34], with the recent exception of an excellent in-depth review paper specifically dedicated to the device physics of NW PDs by Soci *et al.* [35]. In this paper, we shall try to address some of the aforementioned questions with a focus on practical realization of commercially viable NW PDs. We have explicitly identified a wide-range of literature in the field, and aim to provide the reader the overall concepts and general aspects, which are important as a starting point for a discussion on NW-based PDs for communication and sensing systems. In this manner, we hope that our paper provides an additional insight but with a different perspective. We refer the reader to the relevant papers when required, to gain further insight into the specific details of individual topics. Moreover, with the aim of stimulating the discussion around NW PDs, we have also identified specific technical challenges that are in need of urgent solutions.

C. Traditional Heterogeneous Integration

There are numerous approaches developed over the past decades for heterogeneous integration of multiple single-crystal semiconductors with different physical, electrical, and optical characteristics on a single substrate for applications in PDs. There is a significant cost to implement these technologies, and it is not clear that these are scalable and cost-effective solutions to ultralarge-scale nano-optoelectronics. Techniques, such as wafer bonding [36]–[40], epitaxial liftoff [41], [42], and heteroepitaxy [43], [44], have been developed to augment the device performance and offer new capabilities in CMOS integration. However, underlying high cost, lack of substrate flexibility, interface defects, vacancies, and traps caused by material mismatch [45], [46] remain as big challenges. In addition, all of these approaches do not address the other qualitative problems like CMOS process incompatibility and ease of design. Furthermore, the techniques commonly used in single or a few device demonstrations are likely not to be viable for dense device arrays. In short, these methods to monolithically integrate dissimilar materials may well help in integrating an optically suitable material on any substrate, there are underlying cost, reliability issues, and other physical problems that remain.

D. Nanoepitaxy and Bulk Semiconductors

Over the past three decades, researchers have been pursuing techniques for monolithically integrating an assortment of materials on a single substrate to realize high performance and ultra-fast electronics and optoelectronics. Earlier attempts on the heteroepitaxial growth of materials could not be realized because of two main reasons: high lattice mismatch and large difference in thermal expansion coefficients for the dissimilar semiconductors. A large lattice mismatch results in: 1) high dislocation density at the interface and thus becomes the preferred site for impurity atoms and 2) high-diffusivity path for dopants and non-radiative recombination centers [43], [47]. The heteroepitaxial growth technique still poses many technical challenges after almost 20 years of intense research [45], [48], [49]. The physical properties of the heteroepitaxial systems are often appealing, but technological barriers remain to be overcome. Repeated top-down attempts, such as wafer bonding [38], [39] and epitaxial liftoff [50], are yet to be adapted as cost-effective and CMOS-compatible solutions.

Misfit dislocations limit the quality of lattice-mismatched heterojunctions in the case of planar thin film growth, while lattice strain, which strictly limits composition and thickness in 3-D and 2-D semiconductor heterostructures, can be significantly relaxed at the nanoscale, thus permitting a wider range of growth materials with their respective properties. For thin-film growth, the most common method to predict critical thickness of the film to be grown is based on the system's strain energy. The NW growth process is completely different from that of thin films and the strain-energy relief is favorably accommodated for coherent growth of the axial NWs with certain diameters and unrestricted lengths [51]. Therefore, nanomaterials can be grown on highly lattice-mismatched substrates because their inherent nanoscale geometries enable rapid relief of effective mismatched strain energy during the growth process [52]–[54]. Nanoscale semiconductor structures with two or three of their dimensions at the nanometer scale are rich in fundamental properties and promise revolutionary new device concepts. Homo- and heterogeneous synthesis of nanomaterials on lattice-matched and mismatched substrates have revealed a wealth of interesting properties and dramatic enhancements of magnetic, electrical, optical, and other properties [55], [56]. Devices fabricated from these nanoscale structures offer significantly improved photonic and electronic performance and, because of their small footprint, are the candidates for device-level integration with Si CMOS technology.

E. Nanowire Heteroepitaxy

With recent rapid progress in the growth of various inorganic NWs mostly using the vapor–liquid–solid (VLS) growth method developed by Wagner *et al.* in the mid 1960s [57]–[60], there have been several studies on the growth of NW heterostructures, such as InAs/InP (3.1% lattice mismatch) [61], GaAs/GaP (3.1% lattice mismatch) [62], InP/Si (8% lattice mismatch) [63], [64], Ge/GaAs (0.1% mismatch) [65], GaAs/Si (~4% lattice mismatch) [66], and Si/Ge (4% lattice mismatch) [67]. These results indicate that the lattice misfit can be effectively accommodated in NW heterostructures. However, nanoheteroepitaxy

is still in the early stage for effective growth of ternary and quaternary materials that helped in making revolutionary advances in traditional optoelectronic devices in the last two decades.

Heteroepitaxial growth of NWs on Si substrates would open a new horizon for the integration of high-performance devices, since Si will remain as the ubiquitous platform for electronics for some time to come. Granted that the technological momentum is helping to provide any kind of 1-D nanomaterials on any substrate, it becomes obvious that we must now look for ways to take advantage of them in designing devices for applications in high-speed electronics, photonics, energy conversion, sensing, and imaging by incorporating a collection of materials on any substrate. The functionality of conventional electronics (e.g., CMOS technology) and photonics can be significantly augmented by using 1-D self-assembled NWs as device channels [11], light emitters, and detectors [68]–[70].

Recent advent of plasmonic [71], [72] and optical superlens (metamaterials) [73]–[76] based techniques to concentrate and guide light beyond the diffraction limit [77] into subwavelength dimensions helped realize a number of nanoscale PDs with both nanodots [72], [78] and NWs [79]. The concept of leaky-mode microcylinder resonators was used to demonstrate and explain the light-trapping phenomenon in subwavelength NWs that effectively circulate resonant photons and absorb them via multiple total internal reflections from the surface of the NW [79]. These novel techniques promise the prospect of high absorbance as well as high operating speed. A combination of these schemes along with NW heteroepitaxy could lead to the realization of substrate-independent NW PDs with high efficiency and bandwidth for future intrachip and interchip communication systems in CMOS photonics, imaging, and other detection applications [80].

In Section II, we will discuss the current NW homogeneous and heterogeneous generic synthesis mechanisms, and practical integration strategies for scalable design of NW PDs. Section III will detail some recent NW PD device demonstrations including some of the devices demonstrated in our group with the aim of highlighting a few prominent design issues. In Section IV, we identify the various technical design challenges associated with the eventual successful commercialization of these devices followed by Section V, where we conclude with a brief outlook into the future opportunities of NW PDs for consumer and military application.

II. CURRENT NW INTEGRATION/INTERFACING SCHEMES AND PRACTICAL STRATEGIES

In Section I, we briefly outlined the importance of NWs and introduced a sampling of NW heterogeneous integration techniques from the literature. In this section, we expand on this functionality and explore the various integration and interfacing techniques to incorporate NWs as the active photon-absorbing element in typical PDs (e.g., photoconductor, photodiode, and phototransistor). Individual and collective electrical contact to a large number of NWs for designing optoelectronic devices, such as PDs, without using nanoprobe or expensive serial interfacing procedures is a crucial issue that was addressed by numerous research groups in the past decade [81]–[85]. A massively




Fig. 1. Generic NW configurations using the direct growth techniques. (a) Single bridged. (b) Multiple ordered. (c) Multiple random—in plane. (d) Multiple random—out of plane. (e) Multiple ordered—vertical. (f) Multiple random—vertical.




Fig. 2. Generic NW configurations for transfer-printing or pick-and-place techniques. (a) 2D-to-2D ordered. (b) 3D-to-2D random. (c) 3D-to-2D ordered. (d) 3D-to-3D ordered.

parallel, barrier-free, low-noise, and preferably “*in situ*” connections for interfacing NWs of most widely used semiconductor and oxide materials including groups IV, III–V, and II–VI will no doubt aid in the widespread application of NW-based devices well beyond PDs.

A. Nanowire Integration

The main function of integration is to ensure that either a single NW or an ensemble of NWs remains anchored in a robust mechanical attachment while simultaneously providing an electrically low contact resistance. Single-crystal semiconductor NWs are often integrated as the active element into a PD architecture using fabrication methods that can be generally classified as a direct growth technique and transfer-printing (or pick-and-place) technique as generically categorized in Figs. 1

and 2, respectively. These 1-D NWs, with their small physical size and their ability to integrate with mainstream silicon electronics in large numbers, are a better candidate for future large-scale optoelectronic integration.

B. Configurations

In Fig. 1(a)–(f), we present six commonly used configurations of a direct growth technique: a) a single NW grown between two electrodes; b) similar to a), but with multiple-ordered NWs; c) multiple NWs grown randomly in plane; d) multiple NWs grown randomly out of plane; e) vertically grown ordered NWs; and f) vertically grown random NWs. For the schemes e) and f), if a dielectric layer (template) is not present prior to NW growth, then further processing is required for electrical interfacing by depositing an insulating dielectric coating followed by a top electrode contact. For the transfer-printing or pick-and-place technique, as depicted in Fig. 2(a)–(d), there are four commonly used configurations, where the NWs are initially grown or etched on one substrate (mother substrate) and subsequently transferred to a carrier substrate. In Fig. 2(a), the original 2-D ordered “film” of 1-D NWs on the mother substrate are transferred to another 2-D ordered “film” configuration on a carrier substrate (2-D-to-2-D ordered). In Fig. 2(b), the original random vertical 3-D “film” of 1-D NWs on the mother substrate are transferred to a 2-D random “film” on a carrier substrate (3-D-to-2-D random). In Fig. 2(c), the original ordered vertical 3-D “film” of 1-D NWs on the mother substrate are transferred to a 2-D ordered “film” on a carrier substrate (3-D-to-2-D ordered). In Fig. 2(d) the original ordered vertical 3-D “film” of 1-D NWs on the mother substrate are transferred to a 3-D ordered “film” on a carrier substrate (3-D-to-3-D ordered). For configurations (a)–(d), the electrical interface can be formed with or without an additional insulating layer prior to top electrode deposition.

We will first discuss the integration achieved by growing the NWs directly in the position where they will be used. Since in this method, the catalyst material does provide some limitations on the eventual device performance and acceptance of the NW technology and its compatibility with IC fabrication (e.g., for Si photonics applications). We will then focus on the merits and remaining challenges of transfer-printing/pick-and-place method.

1) *Direct Growth*: For a number of interesting applications, the NWs can be most efficiently integrated when they are grown at the site, where they will be used for final device fabrication. One or both ends of the NW need to be mechanically and electrically connected while the NWs are grown, thus controlling the location and direction of the NWs. The position of the NW base is determined by the position of the catalyst nanoparticle. Lithography-based techniques, such as e-beam lithography or nanoimprint lithography, can be used to define a pattern of nanoparticles. The catalyst nanoparticles can also be formed by depositing a thin film of the catalyst material and annealing to percolate and agglomerate the thin film into nanoparticles. This method to form nanoparticles unfortunately results in a statistically widespread distribution in the NW diameter. As an alternative, preformed catalyst nanoparticles can be used to provide good control over the diameter and uniformity of the




Fig. 3. (a) Angled deposition into a trench deposits catalyst onto the growth sidewall. (b) Catalyst-grown NW produces oriented NW growth. (c) and (d) Continued NW growth causes the NW to bridge the opposing sidewall. (e) As the NW continues to grow, the catalyst disperses away from the NW connection, thus crystallizing to the opposing sidewall. (f) Lateral bridging of Si NW. (g) Vertical bridging of Si NW (“nanocolonnades”).

NWs [86], [87]. Nonetheless, during alloying of the nanoparticles with the substrate and other heat treatments before the start of NW growth, the nanoparticles formed by any technique can migrate and possibly coalesce, adding uncertainty to the NW position and diameter unless the thermal cycles are carefully controlled, or patterned diffusion barriers are used [88].

In 2004, we first demonstrated a technique for making one-directional silicon NW connections [89], which was coined as “bridging” growth [89]–[91]. This technique was performed by placing the growth structure opposite to the connecting structure and growing the NWs directly into the connecting structure. Upon contacting the connecting structure, continuing NW growth eventually pushes the growth through the catalyst and disperses the catalyst away from the NW tip. The NW then makes a bridge by crystallizing directly to the connecting structure without having any of the original catalyst as part of the bridging process. Fig. 3(a)–(e) shows a summary of this technique. Group IV Silicon [92], Group III–V InP [64], and Group II–VI Zinc Oxide (ZnO) [93] semiconductor NWs have been bridged by this technique. SEM images of lateral bridging and vertical bridging technique are shown in Fig. 3(f) and (g). The vertical bridging starts with an “awning” shaped structure fabricated using two doped epitaxial layers of semiconductor materials separated by an insulating layer. Vertically oriented metal-catalyzed NWs, termed “nanocolonnades,” are grown from the bottom layer (bottom electrode) and epitaxially connected to the top electrode—resembling the formation of “stalagmites” [94]. The obvious uniqueness to use bridging NW technique is the ability to directly connect structures using grown silicon NWs, whereas other processes have picked and placed silicon NWs to make similar connections [95]. One of the current challenges in a bridging process is deposition of the catalyst material only into the regions selected for NW growth. Another limitation to this technique is the ability to synthesize these NWs in a way not to damage existing prefabricated devices or to hinder their functions in any postprocessing operations. Overall, the growth of NWs on sidewalls presents new opportunities for utilizing the third dimension (thickness) of a wafer, which for the most part, remains largely unexploited. Based on this method, both surface-illuminated, edge-illuminated, and waveguide NW PDs can be designed and mass-manufactured.




Fig. 4. NW device fabrication between opposing structures. (a) Catalyst deposited onto substrate/sidewall. (b) NW growth proceeds with undoped precursor gas and n-type dopant introduced with precursor gas. NW growth includes the n-type doping gas and NW layer developed remains n-type. (c) p-type dopant introduced in place of the n-type dopant. Grown NW now has a p-type layer. (d) Switching back and forth from n-type and p-type doping precursor gas creates n-p-n device. (e) Growth between opposing structures with this technique can produce NW devices connected between structures.

The bridging technique can further be used to integrate junction as well as superlattice NWs using doping precursor gas and alternating the presence of impurity atoms in the growth chamber as demonstrated by Yang *et al.* [96], [97]. Using a similar method, Gudiksen *et al.* successfully fabricated GaP–GaAs NWs [62]. Samuelson *et al.* further demonstrated that this approach is feasible for group III–V materials by fabricating InP–InAs heterojunction NWs [98]. The uniqueness of such devices is obvious, if considered against the photon-absorption properties of silicon for laser devices [99]. Challenges for this type of heterojunction device derive from the limits of the natural lattice misalignments between III–V materials [100]. As shown in Fig. 4, if combined with NW bridging, the NW can become a device connecting two opposing structures.

Oriented NWs have also been demonstrated by Dzbansky *et al.* and Englander *et al.* by using an electric field between two silicon surfaces [101], [102]. An advantage of this technique is the ability to grow NWs between any types of electrodes and control the orientation. However, creating an electric field and sustaining silicon plasma between electrodes could present unique industrial challenges. Eventually, for large-scale ICs or integrated sensor applications, the “bridging” process has an added advantage to meet industry requirements of low cost and high throughput. The *in situ* fabricated NW devices offer a massively parallel, self-assembling technique that allows controllable interconnection of the NW devices between electrodes using only relatively coarse lithography.

2) *Transfer Printing/Pick-and-Place*: A number of different approaches have been demonstrated by several groups to connect NWs in devices and circuits, and produce large arrays as building blocks for large-scale complex systems using the transfer-printing or pick-and-place techniques. One distinct advantage this method provides is the ability to fabricate devices on plastic substrates that are lower in cost, flexible, lightweight, biocompatible, and optically transparent. In this method, NWs are either grown or etched on a starting mother substrate and then harvested or transferred onto a carrier substrate. The transfer-printing method can be done using techniques, such as dry transfer [103]–[111], wet transfer [81], [112]–[115] or contact printing [116]–[127]. Each of the submethod has its unique




Fig. 5. Example of fluid-assisted NW transfer assembly for producing connections to NWs. (a) Large group of unattached, randomly dispersed NWs on a substrate. (b) NWs are moved and oriented to a single direction by a flowing fluid. (c) Where devices are to be made, selective contact fabrication is performed at both ends of the nanowires. (d) Second set of NWs is then exposed to a flowing fluid, where the direction of the fluid is orthogonal to the patterned NWs. These NWs are intended to be carried and oriented by the flowing fluid and eventually rest on top of the underlying NW devices that have prefabricated contacts. (e) After patterning contacts on the second set of NWs, a device having multiple contacts is realized.

practical challenges and advantages in implementing NW-based devices.

A noteworthy approach of Lieber *et al.* has been at the center of high interest in the NW community [128], [129]. A solution-based hierarchical organization of NW has been demonstrated by the group in order to develop building blocks for nanosystems. An ingenious method of aligning NWs with controlled nanometer to micrometer-scale separation using the Langmuir–Blodgett technique helped transfer the pregrown NWs to planar substrates in a layer-by-layer process to form parallel and crossed NW structures over centimeter-length scales. Subsequently, an efficient patterning method was used to connect the arrays to electrical contacts of controlled dimensions and pitch using photolithography. Diverse applications for enabling a broad range of functional nanosystems have been demonstrated by the group.

In many of the wet transfer demonstrations, NWs were assembled after growth into parallel or crossed arrays by the alignment aided by fluid flow or by applying electric fields as schematically depicted in Fig. 5. Generally, NWs are removed from their original growth locations and dispersed in a liquid, and then transferred to a substrate. Further processing was then required to produce the device structures. This whole procedure, especially the removal and transfer, is time consuming and limits the yield. In almost all cases, electrical contacts were defined with electron-beam lithography on a few selected NWs [130], [131].

Other heterogeneous transfer techniques have been pursued by Rogers *et al.* who have demonstrated the transfer of microstructured single-crystalline silicon ribbons from a silicon-on-insulator (SOI) substrate using polydimethylsiloxane (PDMS) and a soft lithography process to remove structures that were fabricated via planar 2-D dry printing or in combination with wet etching process [116], [117], [121], [123], [132], as depicted in Fig. 6, while Javey *et al.* [109] transferred Si NWs grown on a Si wafer surface via a friction-assisted contact transfer process onto a 2-D surface. Although connecting electrodes to NWs one at a time contributes to understanding the characteristics of NWs and exploring novel device applications, it cannot be used for reproducible mass-fabrication of dense, low-cost device arrays.




Fig. 6. Example of dry-transfer printing (2-D to 2-D). (a) Carrier substrate (bottom) and the mother substrate (top) are aligned. (b) Two substrates are pressed together. (c) and (d) Transferred structures are then postprocessed and electrical contacts deposited (Adapted from [116]).

All of the earlier cited transfer methods either do not preserve the vertical orientation of the nanowire/pillar array order on the carrier substrate, or cannot be directly translated to vertical process integration, and have been limited to 2-D single-crystal film transfer. Of interest is the possibility of having vertically oriented micro-/nanoscale wires/pillars via transformative “top-down” or synthetic “bottom-up” methods of a variety of materials while consistently preserving the array morphology and order, and subsequently coating a target substrate (ordered 3-D-to-3-D). Spurgeon *et al.* [134] grew arrays of Si NWs on a Si surface and covered the substrate with a PDMS polymer film that was later removed by scraping with a blade. This mechanical removal process still has many challenges in the process of repeatable mass manufacturing on a large area, although the concept of NW mother substrate reusability was clearly validated.

In contrast, we have recently demonstrated such a technique to harvest and transfer vertically aligned single-crystal-semiconductor micro- and nanopillars from a single-crystal substrate (mother substrate) to a low-cost carrier substrate while simultaneously preserving the integrity, order, shape, and fidelity of the transferred pillar arrays [135]. The transfer technique is based on a vertical embossing and lateral fracturing method employing a transfer polymer while ohmic contact formation for electrical addressing was achieved using a composite of metals and/or conducting polymer. The capability of this process was demonstrated by fabricating Si photoconducting devices (area of 25 mm²) on a glass and polymer surface with a low fill factor contributing to lower leakage current, reduced parasitic capacitance, and higher efficiency of light absorption. The approach offers a more generic method in that the ordered array of the 3-D micro-/nanostructures are preserved in their vertical orientation (direct 3-D-to-3-D) after transfer while increasing the volume density of the final device. There are no restrictions to use any specific starting mother substrates or carrier substrates (such as SOI as was required by others) and involve ambient- and/or low-temperature processes (<250 °C). The choice of the transfer polymers (mainly insulating polymers) from off the shelf are not limited to PDMS, polymethylmethacrylate, polyimide, polystyrene, polycarbonate, or SU-8.

Fig. 7(a) and (b) illustrates the comparison between the 3-D-to-3-D-ordered transfer methods and a possible realization of a multiwavelength image sensor from this technique [see Fig. 7(c)]. The SEM images of the fracture-transferred pillars on the carrier substrate and the surface of the mother substrate are shown in Fig. 8. In summary, this approach offers several important features such as:




Fig. 7. (a) Transfer of Si NWs from mother substrate into a PDMS layer via doctor blade scraping (adapted from [134]). (b) Transfer of NW via fracture using a polymer transfer layer (adapted from [135]). (c) Illustration of a possible photon-trap imaging device from the above transfer schemes. An ensemble of NW devices can be collectively transferred and interfaced with individual pixels of a read-out integrated circuitry for designing image sensors or a focal-plane array.




Fig. 8. (a) SEM images of mother substrate after transfer printing and (b) fractured transferred Si pillars on PDMS-coated carrier substrate.

- 1) Low-temperature device fabrication with highly crystalline materials that reduces the impact of thermal expansion and shrinkage. This becomes critical when devices are fabricated on plastics, sheet metal, and other low-cost substrates, and in a multilayer-stack with different semiconductors.
- 2) Lower leakage current and reduced parasitic capacitance, potentially from the low fill factor.

- 3) Effective photon-trapping and absorption leading to higher efficiency.
- 4) Reusability of expensive substrate for repeated reproduction of 1-D nanowires/pillars contributing to significantly reduced material consumption.

III. RECENT DEVICE DEMONSTRATIONS

The applications of NWs in photonics have been detailed in [136]–[142]. In this section, we review the recent literature on NW PDs using either a single NW or an ensemble of NWs, as the active optical element is designed based on the approaches described in Section II. We can categorize the devices reported so far, although this categorization is incomplete, and some items could also appear in multiple categories.

A. Review of Various NW PDs

1) *NW PDs via Direct Growth*: A range of substrates have been used in the manufacturing of NW-based devices ranging from semiconductor crystalline wafers, with or without seed templates, metal foils (e.g., stainless steel) [143], glass [144],

quartz [66], and flexible rubber [145]. In the direct growth approach, Tsakalakos *et al.* [143] grew randomly oriented Si NWs on a metal foil at 600 °C–800 °C using a Ta₂N buffer layer. Based on a similar approach, we demonstrated an ultra-fast photoconductor on silicon dioxide substrate with a response above 30 GHz [22]. Chueh *et al.* grew Ge NWs directly on low-temperature substrates, including plastics and rubber [145].

The following are some examples of NW-based PDs of different materials demonstrated via the direct growth method: NWs of InAs [147], NWs of Si [148]–[152], nanorods of GaN [153], InP NWs/polymer hybrid photodiode [154], InN nanorod/poly(3-hexylthiophene) hybrids [155], NWs of nc-CdSe [156], NWs of Ge [157], random network of silicon NWs [158], nanostructured amorphous-silicon (a-Si:H)/polymer hybrid photocells [159], nanopillars of GaInAs/InP [160], NWs of GaAs [161], NWs of GaN [162], NW network of ZnCdSe [163], nanorods of In₂S₃ [164], GaN NW pin photodiode [165], nanorods of ZnO [166]–[169], silicon NW phototransistor [170], [171], and nanorods array of p-GaN/InGaN/n-GaN [172].

2) *NW PDs via Transfer Printing*: There have also been equal efforts on NW PDs fabricated on carrier substrates from transfer-printed/pick-and-place techniques. Photoresponse from InSe NWs has been shown by Wang *et al.* [173] who synthesized InSe NWs without catalyst via a physical vapor transport system in a horizontal tube furnace with In₂Se₃ as the precursor. Huang *et al.* [146] embedded Si NWs into a polymer [poly(3-hexylthiophene)] for enhancing the performance of hybrid photovoltaic devices. Zhai *et al.* [174] pursued a similar thermal evaporation method but with Au nanoparticle catalyst. Others include InP NW PDs [136], NWs of CdTe [175], ultraviolet PDs based on single GaN nanorod p-n junctions [176], InAs/InAsP NWs [177], aligned assemblies of core-shell CdSe/CdS nanorods [178], Ge NW with CdS nanoparticle heterojunction [179], single InP NW devices with back-to-back Schottky barriers [180], Se NWs [181], Ge NW PDs [182], [183], InSb-NW-array PDs [184], CdZnS NW networks [185], metal-semiconductor-metal PDs made from an individual CdS NW [186], Ge NW Schottky PDs [79], [187], Bi₂S₃ NWs [188], 3-D-to-3-D-transferred Si photoconductor [135], and InP NWs [189].

B. InP NW PDs on Amorphous Substrates

Kobayashi *et al.* [144] introduced a new method of incorporating III–V NWs on a nonsingle crystalline surface that directly relaxes any lattice-matching conditions, and reported the demonstration of a device for high-speed photodetection based on InP NWs grown in the form of nanobridges [92] between prefabricated electrodes of hydrogenated microcrystalline silicon ($\mu\text{c-Si:H}$) deposited on an amorphous SiO₂ surface [32], [66], [190].

Fig. 9(a) and (b) depicts an illustration of the NW photoconductive device integrated on a high-speed coplanar waveguide (CPW) transmission line with 50- Ω characteristic impedance to facilitate dc and high-frequency measurements. A close-up illustration of the active photoconductive region is shown in




Fig. 9. (a) and (b) show the illustration of the high-speed InP NW photodetector. (c) SEM image of InP NWs grown randomly on the $\mu\text{c-Si:H}$ electrodes because of the lack of long-range translational crystallographic symmetry. The air-bridged NWs form the photosensitive “active device area.” (d) Enlarged view of the device active area. Arrows indicate the fused nanobridges forming a closed resistive current path. Inset: detailed view of a “weld.”

Fig. 9(c) and (d), which consists of a number of intersecting InP NW photoconductors over a 2- μm gap. That device was characterized to have a de-embedded temporal response of 14-ps full-width at half-maximum (FWHM) when triggered by a 780-nm laser pulse [22].

First, the CPW pattern was made with a 3-nm Ti film and a 100-nm Pt film on a 2- μm thermal oxide (SiO₂) thermally grown on a silicon substrate. For the InP NW seed template, a 500-nm-thick n-type hydrogenated silicon film (n-Si:H) (achieved with phosphorus doping) was deposited by plasma-enhanced chemical vapor deposition (PECVD) onto the patterned Pt/Ti electrodes at ~ 400 °C with source gases of silane (SiH₄), hydrogen, and phosphine (PH₃). The template electrode was then formed leaving two isolated segments of n-Si:H, but electrically connected to the Ti/Pt electrodes only in the active PD regions. The NW catalyst was deposited with a suspension of colloidal gold with ~ 10 nm diameter in toluene. Using a low-pressure metal organic CVD (LP-MOCVD), the deposited InP grew into randomly oriented InP NWs formed selectively onto the n-Si:H segments, as shown in Fig. 9(c). Although the NWs grew randomly, a significant number eventually “welded” as they grew toward each other across the n-Si:H gap segments, thereby establishing electrical continuity over the gap between the two n-Si:H segments. Detailed characteristics of the material growth are reported in [144].

Fig. 10 shows the schematic of the setup and measured pulse response when the device, with a gap of 0.7 μm , was biased at 1 V using a 45-GHz bias-T. The photoresponse signal was extracted through a CPW microwave probe (Cascade Microtech GSG-50). For the high-speed characterizations, we used a pulsed-laser source from a mode-locked fiber laser (Calmar Optcom) having a wavelength of 780 nm, total output power of ~ 90 μW , a pulsewidth of 1 ps, and repetition rate of 20 MHz. Using a single-mode lensed fiber tip on a microwave probe station, the laser pulse was focused from the top surface via




Fig. 10. (a) Schematic of the high-speed temporal response experiment. (b) Pulse response ($\tau_{\text{meas}} \sim 16$ ps), $\tau_{\text{actual}} \sim 11.4$ ps of the InP NW photoconductor ($0.7 \mu\text{m}$ gap) triggered by ultrashort 780-nm laser pulses of width 1 ps.

free-space coupling onto the active region of the photoconductor. The center of the laser beam was aligned with a translational stage to maximize the photocurrent of a device within an area of $10 \mu\text{m} \times 2 \mu\text{m}$. The resulting photoresponse electrical pulses were observed on a 40-GHz oscilloscope (Agilent 86109A).

The actual response time for the NW PD can be extracted based on the following equation from [191]:

$$\tau_{\text{meas}} = \sqrt{\tau_{\text{actual}}^2 + \tau_{\text{scope}}^2 + \tau_{\text{optical}}^2} \quad (1)$$

where τ_{meas} , τ_{actual} , τ_{scope} , and τ_{optical} are the measured, actual, oscilloscope, and optical pulsewidths in time, respectively. The measured FWHM from the oscilloscope was 16 ps and considering the 11.2-ps FWHM response for the 40-GHz oscilloscope and the laser pulsewidth of 1 ps, the device's temporal response was estimated to be 11.4 ps at 780 nm. The response estimate is conservative, since we have neglected the microwave components and laser timing jitter that contribute to the measured pulsewidth.

C. Waveguide-Integrated Si NW PDs

Grego *et al.* recently reported the first monolithic waveguide-integrated photoconductors with Si NWs on an amorphous substrate [192], [193]. This is significant because it will enable new building blocks for a self-contained CMOS-compatible photonic chip for both light guiding and detecting capability for high-speed optical interconnects [194]–[200]. NWs have been shown to have the capability to waveguide photons [201]–[207] and plasmons [200], [208]–[210], and therefore, besides photodetection, they may also act as waveguide bridges between two waveguides integrated into optical interconnection devices.

As shown in Fig. 11(a)–(c), the PD comprises a passive optical waveguide designed for guiding 780-nm photons and laterally oriented photoconducting Si NWs. The waveguide is designed with a SiO_xN_y core layer and an amorphous SiO_2 cladding layer. Deep trenches were patterned in the waveguides by reactive ion etching (RIE). Subsequently, a highly p-doped polysilicon layer was deposited selectively on the vertical sidewalls of the trenches by a directional RIE-based etch back after a conformal thin film deposition. A selective deposition of Au film on the sidewalls at a tilt angle was done for catalyst-assisted NW growth. By employing a VLS method, undoped Si NWs were grown at 680°C from the annealed Au thin-film catalyst.




Fig. 11. SEM images for NW-integrated waveguide device grown at 680°C . (a) Top view of the microtrench with bridged NW and catalyst pads with NWs grown on the vertical sidewalls as well as on top of the upper cladding of the waveguide. (b) Close-up view of bridged NWs. (c) Schematic of the waveguide photodetector. (d) I - V characterization of waveguide-integrated NWs photoconductors across a $7\text{-}\mu\text{m}$ trench when illuminated with a 2-mW laser input of wavelength 780 nm.

The NWs were grown without any globally specific orientation, since the growth template is polycrystalline silicon.

The device photoresponse was measured by probing the two electrodes bridged by the Si NWs while coupling the waveguide with a 2-mW laser input of 780-nm wavelength. The NW density that bridges the waveguide trenches was controlled by varying the diameter of the NW. Higher densities were achieved with NWs of an average diameter of ~ 100 nm as compared to lower densities with much thicker diameter NWs of ~ 900 nm. The devices with thicker NWs (low density) showed a much smaller increase in its photoresponse when normalized to the dark current at a bias of 5 V. This can be attributed to lower number of bridged photoconducting NWs and higher optical power loss by light scattering. On the other hand, devices with dense thin NWs showed much less reflectance and higher photosensitivity. The responsivity of the dense thin NW sample was about 0.03 A/W at 5-V bias for a waveguide illumination of $300 \mu\text{W}$.

Considering the NW's doping concentration (nominally undoped) and the density of bridged connections [211], the dark current level of the devices seems much higher than that of a Si-NW PD fabricated by RIE using Ni nanodots as a mask [212]. This leakage current is most likely due to the surface states and defects on the NWs and un-catalyzed growth of thin films between the electrodes (e.g., amorphous and nanocrystalline Si on the NWs as well as on the substrates). Such an un-catalyzed film generates leakage paths among different terminals of a device as well as among adjacent devices in a wafer resulting in higher noise and crosstalk [90], [213]–[215].

In order to reduce the surface states of Si NWs, many experimental efforts have focused on high-temperature annealing and hydrogen passivation [216], [217]. The process of doping the NWs can directly contribute to higher carrier concentrations and possibly prevent complete depletion of the NW, and hence provide a stronger surface electric field for the effective

separation of carriers at the surface [218]. This procedure instead may increase the risk of leakage paths due to the uncatalyzed growth of polysilicon. By reducing the NW growth temperature, the uncatalyzed polysilicon deposition on the substrate and on the NW may be reduced as well. Moreover, the lower growth temperature results in a decrease of the average NW diameter, thus reducing the reflection of the incident photons [219]. However, thinner NWs are more prone to being completely depleted [220]. The tradeoff between leakage current and photoconductivity should be considered for optimizing the performance of waveguide integrated NW PDs.

The photodetection results presented in Fig. 11(d) demonstrate the feasibility of NW-integrated active optoelectronics devices fabricated with a scalable process. The photodetection performance can be improved in devices by using doped Si NWs, as opposed to the intrinsic Si used for this study, as well as the optimization process. The electrical probing of the devices is complicated by parasitic resistance at interfaces as demonstrated by the differences in two- and four-terminal measurements. Efforts are currently underway to improve the electrical contact with a new device design layout.

Further progress in this device requires an understanding of how passive waveguides and NWs interact with photons at the optical index transition, and how propagating optical modes from a micrometer-size waveguide switches to nanoscale semiconductor wires, and the impact of misorientation and nonuniformity in the distribution of the NWs. Investigation on the effects of light scattering, photon trapping, and absorption with the use of index-matching material may assist in improving the performance of these devices [142], [219], [221]–[223]. Photon propagation in a waveguide carries a specific polarization and as such NWs oriented along the direction of the waveguide will demonstrate varying coupling efficiency for different polarizations [34], [189], [224]–[228]. Hence, it is also important to optimize the polarization preference of both the waveguide and the NWs for optimum performance.

D. Oxide-Based NW PDs

1) *Zinc-Oxide-Based PDs:* ZnO NW devices are an important class of PDs. Due to their wide bandgap (3.37 eV at room temperature), diverse processing technologies, and the capability of operating at high temperatures and in harsh environments, ZnO NWs are attracting a lot of attention for the realization of transparent conducting electrodes and UV PDs. 1-D nanomaterials, such as NWs [85], [229], nanorods [230], and nanotubes [231], have stirred up interest because of the wide range of applications and possibilities. Although this section will primarily focus on PDs, ZnO NWs are also significant in gas and chemical sensing due to the strong influence of surface chemistry on the conductive and photoconductive properties inherent in ZnO [232]–[234]. ZnO NWs have also been used in making dye-sensitized solar cells [235]–[237], FETs [238], [239], and biosensors [240] among other devices.

2) *Mechanism of Photodetection in Metal Oxides:* High photoconductive responses have been observed upon exposure to UV light and relates to 4–6 orders of magnitude decrease in

resistivity [241]. Relatively long relaxation time has also been observed, which relates to carrier trapping. The density of the defect states is known to have a significant effect on the photocarrier lifetime and photoresponse speed [242]. It is widely accepted that enhanced photosensitivity in ZnO NWs is due to oxygen molecules adsorbed onto the ZnO surfaces that captures free electrons from n-type ZnO [241], [243], [244]. Light polarization dependence of the photoconductivity has been observed for SnO₂ [245], ZnGa₂O₄ [246], β -Ga₂O₃ [247], MgZnO [248], V₂O₅ [249], and In₂O₃ [250]. These are especially important for the development of visible-blind PDs.

3) *Growth Methods:* Highly dense vertical ZnO NW arrays allow for larger surface coverage so that larger photocurrent signals can be detected. In order to fabricate highly dense NW arrays, usually ZnO buffer layers are deposited onto a substrate by CVD methods. The ZnO NWs are then coated by filling material, such as spin-on-glass, to allow deposition of the top electrode to prevent electrical shortage. ZnO NWs produced by CVD technology have been used by many groups for a large variety of PD applications [85], [244], [251]–[253]. NWs grown using the CVD method show that for a certain selection of synthesis conditions, the conductivity of ZnO NWs are sensitive to UV light exposure. This method, however, requires time-consuming, step-by-step fabrication techniques, which makes them challenging for large-scale manufacturing purposes.

Liang *et al.* grew high-quality ZnO epitaxial films on sapphire substrates to make UV PDs, which exhibited microsecond-scale response speed [254]. Achieving such high crystal quality of ZnO thin films is still challenging because no high-quality and low-cost substrates still exist for lattice-matched growth. These thin films are usually deposited by MOCVD, pulsed-laser deposition (PLD), or RF-sputtering techniques. ZnO thin-film photosensitivity also depends heavily on stoichiometry, trap densities, and gas adsorption and desorption on the crystal surfaces. A very slow response time of UV PDs (few minutes to several hours) is often seen in polycrystalline ZnO thin films [255]–[257].

ZnO NWs are relatively easier to synthesize than other metal oxide materials, such as gallium oxide (β -Ga₂O₃) [258], zinc gallate (ZnGa₂O₄) [246], and MgZnO [248], and as such, they are of great technological interest for the development of detectors that have an abrupt long-wavelength cutoff at \sim 370 nm. These visible-blind PDs have responsivity values as high as 0.009 A/W at 360 nm. Fabrication of ZnO nanodevices using current lithography techniques to form metal contacts to both terminals of a single or an array of ZnO NWs has been thoroughly researched. To improve photoconductivity using this method, a theoretical and experimental study by Prades *et al.* [259] has suggested that following different fabrication strategies, such as diminishing the distance between the electrical contacts, increasing the width of the photoactive area, or improving the electrical mobility of the nanomaterials, enhances the response of photoconductors.

Solution-based processes have certain advantages over the conventional crystalline semiconductor devices in terms of ease of fabrication, large device area, growth on flexible substrates, and extremely low cost [168], [243], [260]–[262]. Of these,




Fig. 12. Growth of NWs via sonochemical method on a wide variety of common substrates such as Si- and Cr-coated substrates. A seed layer is first deposited and NWs are observed to grow from the deposited seed layer.




Fig. 13. ZnO NWs grown on (a) photoresist, (b) cotton, and (c) human hair. Such growth flexibility paves the way for multiple applications, especially in piezoelectric nanogenerators.

the most widely reported is the hydrothermal, hot-plate method [237], [263]–[265]. Unlike the vapor-phase synthesis method, the hydrothermal method of growing ZnO NWs can be performed at much lower temperatures. The reaction time required for this synthesis of ZnO NWs, however, can take several hours (or even days) [265].

The sonochemical method for growth of ZnO NWs has received little attention in recent years. For fast process, high density, uniform growth of ZnO NW on virtually any substrate, we use a simple and inexpensive method of growing ZnO NW in less than 30 min at ambient conditions. This allows for fast production of ZnO NWs for device applications, such as gas sensors [233], hybrid p-n junctions [266], UV PD [262], and other devices [235]. We recently reported on the sonochemical technique to deposit a ZnO seed-layer and grow ZnO NWs using a single step [261]. This technique allows us to deposit on virtually any substrate that can withstand alcohol and/or water treatment. In Fig. 12, we show the ability to synthesize vertically oriented ZnO NWs on Si- and Cr-coated substrates (a cross-section of ZnO NWs grown on Si is also shown).

Fig. 13 shows the results of ZnO NW growth on unconventional materials, such as a polymer, cotton, and even human hair using only an aqueous growth solution with an average growth rate of ~ 600 nm/h. Compared with other room-ambient methods, this growth time is significantly smaller than other reported sonication syntheses [168]. Our growth rate is >10 times faster than that of conventional hydrothermal methods, which has a growth rate of ~ 40 nm/h [265]. We fabricated a ZnO NW PD using the sonochemical method with the same chemistry as for the samples depicted in Fig. 13 and the device demonstrated a large photoresponse to UV light (shown in Fig. 14).

4) *Challenges*: Significant progress has been made in the past few years in the area of UV-photodetection, electronic, and optical properties, and assembly of devices based on ZnO NWs. Although the sonochemical method allows for ZnO NW growth on virtually any substrate, there is less than desired control over the direction of growth and aspect ratio of these NWs. Fig. 12




Fig. 14. Current-voltage I - V characteristics of a network of ZnO NW photodetector formed by sonochemical growth on prepatterned electrodes on SiO_2 with and without UV illumination (365 nm at 0.3 mW/cm^2). The inset shows the test schematic.

shows the aspect ratio of ZnO NWs to be closely comparable to the hydrothermal method [267], [268].

Interesting applications and devices can be envisioned, if a simple and cost-effective process can be developed for precision p-doping of ZnO NWs. Successfully, p-doping ZnO material has been a severe challenge, even for other synthesis techniques [269]. A more controlled method of growth, which precisely allows us to grow ZnO NWs in place will impact the cost and device fabrication. To address this challenge, self-patterned NW growth [253], transferring techniques [270], dielectrophoresis alignment [271], magnetic alignment [272], and other techniques [273]–[275] are currently being used. Due to the complexity and cost of these processes, it would be difficult to implement this at a large scale. A fast, inexpensive process to grow highly dense ZnO NWs with precise positioning and control of aspect ratio and density should be further investigated.

5) *Recent Development and Future Prospects*: Recently, there has been interesting developments over ZnO NWs response to white light irradiation ($\lambda > 400$ nm). Liu *et al.* [276] reported a series of measurements on a ZnO-NW-based FET device, which has response to visible light under different environments (air, vacuum, N_2 , and O_2). ZnO:P NWs can play an important and significant role in optoelectronics, since these NWs can be changed from n-type to p-type with an increase in phosphorus concentration [277]. If a feasible and rapid process is developed to dope ZnO NWs with higher concentration, it would rapidly change the way that ZnO NW PDs are deployed in complex systems.

Hybrid nanostructures are showing signs of improvement in recent years. NW photodiodes composed of ZnO core/ZnSe shell on transparent conductive oxide substrate [278] have stirred up a lot of interest for solar power conversion applications [140], [279]. Hybrid structures, like those fabricated by Ok *et al.* [280], can harness the attractive properties of ZnO NWs and carbon nanotubes (CNTs) along with high volumetric efficiency over large areas. This can potentially allow for large 3-D integrated nanonetworks. With the hierarchical assembly of nanostructures with exquisite spatial control, new optical




Fig. 15. (a) Schematic representation of a Ag NW, acting as a launching pad for SPPs and a crossing Ge NW, which supports an electrical current whenever electron-hole pairs are excited by the SP electric field at the Ag-Ge contact (adapted from [295]). (b) Schematics of a possible distributed photodetector based on Ag NW coupled into a series of NW photodetectors for efficient detection of SPPs.

and electronic [241] applications ranging from biological [240], chemical sensing [233] to imaging [281] can be achieved.

E. Plasmonic NW PDs

An exciting new research area in nano-optoelectronics is represented by NW plasmonics that promises high integration density of nanophotonic devices. When free electrons on the surface of a metal NW are impinged by light of a specific wavelength, they generate a surface plasmon polariton (SPP), a surface wave resulting from collective electron oscillation. SPPs can propagate for long distances along metallic NWs, provided they do not encounter any defects in the structure [282]–[285]. Ongoing efforts are directed toward the development of nanoscale photonic circuits based on integration of NWs with propagating SPPs that represent localized light below the diffraction limit. Controlling surface plasmons and guiding them through a specific path could lead to the optical equivalent of electronic circuits.

In the recent past, several methods for miniaturizing the size of optical waveguides with plasmonics have been reported including particle arrays [286], [287], thin metal films [288], [289], and metal NWs [290]–[292]. Silver NWs have unique properties that make them particularly attractive for nanoscale confinement and guiding of light to nanoscale objects due to their smooth surface that contributed to lower propagation loss than metallic waveguides fabricated by electron-beam lithography [293]. For practical applications in a system, plasmonic waveguides need to couple light to a nanoscale detector, and researchers proposed nanodots [294] and NWs [295]–[297] as potential candidates for plasmonic detection schemes. Falk *et al.* demonstrated a NW plasmonic PD that consists of a silver NW (~ 100 nm in diameter) that acts as a plasmonic waveguide and a crossing Ge NW that is connected to two metal pads, as shown in Fig. 15(a) [295]. When SPPs guided along the Ag NW to the Ag-Ge region excites electron-hole pairs in the Ge NW, it results in a detectable current between the electrodes. A calculated energy transfer of 23% is achieved using a single Ge NW photoconductor.

The current pick-and-place approach allows the coupling of one semiconductor NW to a single Ag nanorod. A process that allows the coupling of a single Ag NW to multiple semiconductor NWs can be developed based on the NW bridging method [89] as depicted in Fig. 15(b). To achieve this, a plas-




Fig. 16. (a) Schematic of an integrated single SRR unit cell with interdigitated gap on glass substrate for integrating ultrafast photoconductive NW switches. (b) A close-up view of the interdigitated gap electrode showing the intersected NWs on seed template.

monic waveguide via Ag NW or nanoribbon can be positioned using several methods including DNA-templated metal NW synthesis [298], [299]. Ag NWs can be physically positioned either below or on the surface of the detectors subsequent to the detector fabrication. For the characterization of the SPPs detectors, cylindrically symmetric SPP can be launched by illuminating the farthest end of the Ag NW with a tunable laser, while the detectors can be monitored for SPP-induced photocurrents. This device will be analogous to a distributed PD [300]. This arrangement of distributed SPP detectors will allow an uncoupled and undetected SPPs in the first NW to be detected in subsequent NWs connected in series along the direction of the metallic NW waveguide. Multiple NWs along the axial direction are expected to enhance the efficiency to above 90% by absorbing uncoupled/undetected SPP in a series of NW detectors.

F. NW PDs for Metamaterial Applications

Semiconductor nanostructures (NWs, nanotubes, nanopillars, nanoneedles, nanorods, etc.) may also offer numerous opportunities for nanoscale optoelectronic and emerging negative index metamaterials devices [301]. The integration of these semiconductor nanostructures, with passive and active metamaterials would be of great interest in modulation and switching applications. In this section, methods to incorporate nanostructures with split-ring resonators (SRR) via nanoheteroepitaxy will be briefly described. NWs of silicon (Si) were grown using the VLS method with a nanocrystalline seed template (as described in Section III-B) while ZnO NWs were grown using sonochemistry (as described in Section III-D). The NWs can be grown in between the smaller split gaps of a single SRR formed by interdigitated fingers thus bridging the fingers electrically as shown in Fig. 16. Optical signal can then be used for switching the SRR into a closed SRR (CSRR) that in effect ideally eliminates the magnetic resonance and thus the negative permeability of the metamaterial [302].

The ZnO NWs were grown using the sonochemistry method described earlier on a glass substrate with patterned photoresist mask for the split gap. After the growth period, the photoresist mask was lifted off in an acetone bath. After the liftoff process, only the split gap contained a continuous network of ZnO NW coating. In this case, the photosensitive area becomes a thin film of interconnected NWs. The randomly oriented single-crystal silicon NWs were grown on an amorphous seed layer of




Fig. 17. NW integrated on metamaterial SRRs. (a) Ultrasonic growth of ZnO NW on rectangular split ring gaps of 3-nm Ti/100-nm Au on SiO₂ surface. (b) Close-up of ZnO NW. (c) Dense network of silicon NWs grown from templates of evaporated amorphous silicon on the SRR with (d) showing the close-up image.

evaporated silicon. The evaporated silicon growth template can be deposited on nonsingle-crystal substrates chosen from such materials as glass, metal, or ceramics. Fig. 17 shows the ZnO and Si NWs integrated on the SRR.

Although the high-speed response of either ZnO NW or SiNW presented in this section is not known at present, published literature [303]–[306] provides a promising path to achieve it. An optimized design and process recipe for direct growth of ZnO NW photoconductor using the sonochemistry process or CVD growth of Si NWs using evaporated amorphous Si as a seed template at high temperatures of 600 °C–800 °C can pave the way to an efficient photoconductive switch for a functional metamaterial modulator on arbitrary low-cost surfaces with improved cost benefit and comparable efficiency to bulk-crystalline-based devices.

IV. DEVICE DESIGN CHALLENGES

The design and fabrication of high-performance NW PDs for communication, sensing, and imaging systems present several serious challenges. At the device level, there are still major hurdles that researchers are currently addressing, for instance: 1) the realization of reliable compound semiconductor NWs with desirable composition; 2) forming low-noise and low-resistivity contacts; 3) controlling polarization properties; 4) efficiently coupling and trapping light; 5) controlling surfaces, defects, and NW orientations for optimum mobility; and 6) impedance matching for high-speed operations. Obviously, the optimal design, fabrication, and integration process must be economically viable for CMOS applications. The stability of the resulting nanoheterostructures against high-temperature processes is also a very critical parameter that should be considered when successive processing steps involve high-temperature treatment. The challenges and limitations imposed by these parameters and their impact on the devices fabricated via various heterogeneous integration processes are discussed in the following sections.




Fig. 18. (a) “Nanobridges” across electrically isolated electrodes. The Au-nucleated NWs grow mostly perpendicular to the (1 1 1) sidewalls from left to right in these SEM views. (b) SEM micrograph of an actual contact of the NW to the Si electrode. Contact quality has a significant bearing on the R_{contact} . (c) Highly linear I – V characteristics of the bridged Si NWs.

A. Low-Resistance and Low-Noise Contacts

A key barrier to wide-scale integration of functional NWs in devices and systems is the difficulty in forming reproducible and efficient contacts. Unlike the research-based approach of sequentially connecting electrodes to individual NWs for device physics studies, a massively parallel and manufacturable interfacing technique is crucial for reproducible fabrication of dense and low-cost nanodevice arrays. Ideally, an integration scheme should be universal and compatible with the existing IC processing techniques. It is also very important that the mass-manufacturing technique allows precise control on the NW length, density per unit area, contact resistance, and mechanical properties of the fabricated NWs.

We developed a novel epitaxial interfacing technique for integrating semiconductor NWs in devices that resulted in highly reproducible and ohmic contacts and contributed to exceptionally low noise. Two electrically isolated and opposing vertical Si surfaces were fabricated using optical lithography along with wet and dry etching and grew lateral NWs from one surface and epitaxially connected them to the other, forming mechanically robust and electrically continuous “nanobridges.” Both group IV and III–V NWs were bridged between Si electrodes [64], [92]. Based on our I – V measurements and a constructed model, we calculated the specific contact resistance to be in the range of $4 \times 10^{-6} \Omega\text{-cm}^2$ for bridged Si NWs. This value is more than two orders of magnitudes lower than that of other approaches of evaporating metals on semiconductor NWs for contact formation. We also showed that the contact resistance depends on the effective conducting cross-sectional area, and hence, is influenced by the presence of a surface depletion layer [27]. Individual electrical access to nanodevices without recourse to nanoprobe or tedious and expensive serial interfacing procedures has thus been achieved. He *et al.* [307], and Englander *et al.* [308] also reported similar techniques for interfacing Si NWs. Our bridged NWs have demonstrated highly linear contact characteristics along with potential benefits of their good mechanical robustness, precise control on the lengths, and ease of integration in the Si-processing technology. This interfacing technique emerges as a promising candidate to realize massively parallel and mass-manufacturable synthetic “bottom-up” technique for high-density integration of NW-based devices and circuits beyond the capability of conventional technologies with a small fraction of the present-day fabrication cost. Fig. 18 shows the NW bridging technique.

An empirical model was developed to estimate the impact of contact resistance for bridged NW structures based on the I - V data from our Si nanobridges. We found that the contact resistance depends on the effective conducting cross-sectional area of the NW, i.e., it is influenced by the presence of a surface charge-induced depletion layer on the NW surface. It was also evident that the contact resistance becomes significant as the wire diameter is scaled. Commonly adopted techniques of contacting the NWs placed on insulating substrate with evaporated metals often lead to Schottky barriers at the interface, which are hard to overcome. Bridged Si NWs have demonstrated highly linear Ohmic contact characteristics along with potential benefits of their good mechanical robustness, and ease of integration with Si technology. These unique attributes of the epitaxially interfaced nanobridges position them as attractive choice for realization of mass-manufacturable nanoscale devices such as NW PDs.

B. Contact Resistance and Noise in PDs

Noise is the random fluctuating component of a voltage or current in a device, which can be caused by different mechanisms, for example, carrier mobility fluctuation and carrier trapping–detrapping. The noise property of modern nanoscale devices is even more important because they typically operate at a lower voltage, so the SNR becomes critical. We earlier reported the characterization work on the $1/f$ noise of welded NWs and compared them with that of CNTs and NW-based devices fabricated using the existing research-based interfacing method (metal evaporation on NWs) [92]. Although it was widely speculated that the CNTs would be relatively less “noisy” owing to their stable carbon–carbon bonds, our results show that, on the contrary, they are very noisy. Similarly, the noise level of conventional NW devices fabricated by evaporating metal for contacts was also found to be very high. The noise level in our self-welded Si NWs was found to be at least two orders of magnitude better than that of CNTs and NW devices [309]. The superior characteristics were the result of the highly epitaxial bonding or welding between two NWs and NW-electrodes. These results substantiate our endeavor for employing the bridging/welding techniques for designing NW-based electronic and photonic devices.

In a PD, the ultimate limit to the detectability of weak signals is set by the noise that obscures the desired signal in a communication link. The noise measurement can yield a lot of information about the manufacturing process and the inner workings of a device. For example, the $1/f$ noise in a MOSFET is related to the impurity-related trap density at the oxide interface and can be used to identify problems in the manufacturing process. Also, noise measurement can be used as a figure of merit; the applicability of a certain technology can be limited by the noise the devices produce (see Fig. 19) [309]. This observation also shows the importance of a good understanding of noise characteristics of semiconductor NWs. Any interfacing technique needs to address this crucial issue before it can be applied in a wide range of applications. In addition, an in-depth understanding of the doping distribution is crucial for accurate




Fig. 19. Typical plot of bridged SiNW current noise spectral density [309]. The excess noise ($1/f$) observed at low frequencies can be interpreted in terms of bulk- and contact-noise contributions, with the former comparable, in terms of Hooge parameter values, to the low noise levels observed in high-quality silicon devices. Lowering the contact resistance will further improve the noise performance.

prediction of the device parameters, such as breakdown voltage of a junction device. The specific pattern of doping in NW can be directly correlated to the noise characteristics of NW-based devices.

C. Photon-Trapping for Enhancement of Photo Absorption

Traditional PDs are fabricated from 2-D, epitaxial, thin-film structures and in order to increase the likelihood of photon absorption, their top surfaces are generally coated with a single or multilayer antireflection (AR) film. In some cases, relief structures with average periods less than the incident wavelength are fabricated on the top surfaces and serve as an AR coating. New device architectures inspired by nature (e.g., moth eyes) and based on micro-/nanopillars can reduce reflection and enhance sensitivity. With an appropriate fill ratio, a broad range of wavelengths and incident angles can be accommodated to efficiently trap photons for enhanced absorption [219]. With a fill ratio (total pillar area/total detector area) lower than 1, dark current of a PD can be significantly suppressed due to the total semiconductor volume reduction (dark current is proportional to the material volume). This would increase the SNR of the detectors, and particularly for infrared detectors, may offer an interesting advantage of increasing the temperature of operation, if challenges such as surface leakage and traps associated with the pillar design can be properly addressed.

Unlike the flat surfaces that are illuminated in a conventional PD, NW-based devices offer the potential for trapping the incident photons by multiple reflections and scattering in the dense network of NWs until the photons are completely absorbed. Zhang *et al.* showed that the fraction of incident photon energy overlapping with the NW volume could be significantly higher than the fill ratio due to high confinement of energy in the high refractive index medium of NWs [171].

We conducted experiments to verify the contribution of a NW-coated surface in suppressing reflection of wide spectrum of photons using a reference GaAs substrate and a second GaAs substrate with InP NW coating on it. The optical spectral reflectance of the NW-coated GaAs and a reference polished GaAs




Fig. 20. (a) Optical reflectance of a bare surface and InP-NW-coated surface. A NW-coated (100)-oriented GaAs surface shows greatly reduced reflectance over the spectrum ranging from 400 to 1150 nm. (b) Optical transmission data at normal incidence for the transferred devices in the shape of micropillars onto the respective polymer-coated carrier substrates. The transmission curve of each sample is normalized to its individual reference without the device (micropillars). The devices on each sample absorb a fraction of incident photons, reducing the total transmission [135].

substrate is presented in Fig. 20(a). On (100)-GaAs, InP NWs grew along two equivalent (111) directions of the substrate and showed a dramatically reduced reflectance over the spectral range from 400 to 1150 nm, even without using any AR coating. In the device that was designed with InP NWs on n-Si:H electrodes, as was described in Section III-B, InP NWs grew with a high degree of randomness in their orientations and can offer an intrinsic capability for significantly reduced reflection loss. We also fabricated highly oriented micropillar-based structure with a pillar size of $\sim 10 \mu\text{m}$ and diameter of $\sim 1 \mu\text{m}$ and subsequently transferred to a thin polymer film. Optical absorption and transmission measurements show enhanced absorption and reduced reflection as illustrated in Fig. 20(b) [135].




Fig. 21. (a) Al_2O_3 nanoparticles used for enhancing light absorption via photon scattering [310]. (b) Schematics of secondary Si-whiskered NWs grown on silicon NWs for photon trapping and scattering. (c) and (d) SEM images of the secondary Si nanowhiskers on NWs.




Fig. 22. SEM image of p-type InP NWs grown between degenerately doped Si electrodes ($p^+ \text{Si}$). NWs grew faster in the direction orthogonal to the (111) side walls and quickly made bridges to the opposite wall. Some NWs grew in the equivalent directions and could not make a bridge. (a) Top view. (b) Tilted side-view.

Although some randomization in the orientation and dielectric coating of the pillar walls may help increase the optical absorption, some scatterers are needed to eliminate the angular sensitivity and enhance the absorption at normal incidence. Kelzenberg *et al.* recently reported the use of Al_2O_3 particles to scatter the light to enhance photon-pillar interactions even when the fill ratio is very low [310]. The wide bandgap of the Al_2O_3 particles suppresses absorption in the particles and increases photon absorption in the semiconductor NWs. These wide-bandgap scattering particles can be replaced with direct growth of nanoscale whiskers along the length of the NWs.

Most NWs are synthesized using catalysts, and nanoparticles of metal–semiconductor eutectic alloy are formed on the NW surfaces under specific growth conditions. These eutectic alloys on the surface of NWs can be used as catalysts to enable one-step growth of branched NWs, as shown in Fig. 21. Based on the same principle demonstrated by Kelzenberg *et al.* [310], the branches can be used for enhanced light scattering in NW PDs. With a dimension below the quantum confinement regime, the scattering branches can also be prevented from photo absorption. Our experimental results on enhanced detection based on whiskered NWs will be reported elsewhere.

D. Surface Traps, Passivation, and Persistent Photoconductivity

In applications, such as PDs, laser diodes, and modulators for high-speed optical data communication, the device must be highly responsive to photoexcitation and quickly relax to the dark state immediately after the light source is shut off. We investigated InP NWs bridged between single crystal silicon electrodes under UV and visible laser illuminations and found that




Fig. 23. I - V characteristics of InP NWs bridged between single crystal Si electrodes under dark ambient and 633-nm He-Ne laser excitation. Inset is the log-linear plot. From the I - V characteristics, it is evident that the devices are highly photoresponsive.

photogenerated excess carriers do not recombine immediately after the light source is turned off, rather the excess photocurrent decays slowly and it takes tens of seconds to reach the dark current level. The effect, called persistent photoconductivity (PPC), is observed when charge carriers in a material are photoexcited above the ground energy and maintain the excited nonequilibrium state for a long time due to their delayed relaxation to the ground state [311]–[315]. PPC originates from the long recombination time due to carrier trapping. Both bulk defects, such as vacancies, impurities, and surface states can collectively contribute to the long trapping of photogenerated excess carriers and manifest as a temporary boost in dark conductivity, which may exist for days or even years [316]. PPC studies have been reported for some structures, e.g., GaN thin films [311], [313], [314], [317]–[320], InGaN epitaxial films [315], GaN-NWs [321], and InP NWs [322].

In order to understand the PPC in InP NWs, we patterned (1 1 1)-oriented vertical Si electrodes on a (1 1 0)-oriented SOI wafer using conventional photolithography and wet etching and then grew p-doped bridging InP NWs between the electrodes. Fig. 22 shows a SEM image of an InP nanobridge fabricated between the (1 1 1)-oriented Si electrodes. The preferential growth direction is $\langle 1 1 1 \rangle$ because of the high density of silicon atoms on the (1 1 1) plane.

As optical sources, a 325-nm He-Cd UV and a 633-nm He-Ne lasers were selected to provide optical excitations above InP bandgap energy of ~ 920 nm (1.34 eV). Output power of the ultraviolet and visible laser sources were 1 and 2 mW with a beam diameter of ~ 10 and ~ 5 μm , respectively. All the measurements were performed with dc bias at room temperature in a standard probe station with a photoluminescence setup. Data acquisition was performed using an Agilent 4156C-precision semiconductor parameter analyzer and Keithley SMU 237 with associated software controlled computer system. The laser ON-OFF time was controlled by a Uniblitz (Model: T132) shutter-driver timer for precision timing.

The Si electrode regions were degenerately p-doped with a doping density of $\sim 10^{20}$ cm^{-3} . The high doping renders the




Fig. 24. (a) Persistent photocurrent (PPC) experimental data of InP NWs bridged between single-crystal Si electrodes with 633-nm laser at room temperature under 5-V bias. Laser illumination was held for 90 s. Data points were collected at an interval of 500-ms set in the Keithley 237 data acquisition system. (b) Zoomed-in view of the excess photocurrent decay region. Exponential decay profile is evident. Using exponential fit of the excess photocurrent data, a decay constant of $\sim 9.8 \times 10^{-2}/\text{s}$ is extracted. Observed relaxation time is about ~ 50 s.

electrodes essentially metallic and ensures that no significant optical excitation can supersede the doping-oriented conductivity of these electrodes. Consequently, all the photocurrent in the devices is the contribution of the photoexcited carriers in the InP NWs. Photoresponse of the devices was tested and the results are shown in Fig. 23. With 633-nm laser excitation, a discernible increase in the current is observed and confirms that the NWs are highly responsive to the monochromatic laser light.

The room-temperature PPC experimental results with 633-nm laser at 5 V bias are shown in Fig. 24. Decay constants from experimental data were estimated to be $\sim 9.8 \times 10^{-2} \text{ s}^{-1}$ and a relaxation time of ~ 50 s was noted. Relaxation time is the time required by the charge carriers to return to the original states from where they had been photoexcited. The PPC experimental results with 325-nm UV laser are presented in Fig. 25 for a bias of 5 V. The extracted decay constant is $\sim 2.8 \times 10^{-3} \text{ s}^{-1}$ with a relaxation time of ~ 110 s. A smaller decay constant means a longer time is required for the excess photocurrent to decay to the dark current level. A comparison of relaxation times with 633- and 325-nm lasers reveals that photoexcited carriers with 325-nm laser required almost twice as long as the time taken with 633-nm laser to decay to the dark current level. The longer relaxation time associated with 325-nm laser excitation is due to the higher energy of the photons from UV laser compared to the energy of the photons from the visible laser. High-energy UV photons excite charge carriers to higher energy states and their subsequent relaxation takes longer time compared to the case with visible photons.

In either case, the slow carrier recombination can be attributed to the carrier trapping in defects in NW bulk and in the interface between the NWs and Si electrodes. When carriers are trapped, the surface potential changes and the escape of the trapped carriers are delayed. The defects inside the InP NWs in our devices may be similar to those reported by Chen *et al.* for GaN thin film [313]. The high lattice mismatch ($\sim 8.1\%$) between InP and Si causes dislocation defects at the InP/Si heterointerface [52]. The dislocation defects can act as traps and contribute to the PPC effect in our devices in a way similar to that reported by Beadie *et al.* [311].




Fig. 25. (a) PPC experimental data of InP NWs bridged between single-crystal Si electrodes with 325-nm UV laser at room temperature under 5-V bias. Laser ON-time was 60 s followed by an OFF-time of 200 s. (b) Zoomed-in view of the middle cycle. Exponential fitting of the excess photocurrent decay profile gives a decay constant of $\sim 2.8 \times 10^{-3}$ /s. Observed relaxation time is about ~ 110 s.

The aforementioned results offer some insight and new understanding into the trap physics of NWs and nanoheteroepitaxial junctions, which is critical for applications of these materials in photonic devices, such as PDs. The impact of PPC has been found to increase the photoconducting gain and response of PDs by orders of magnitude [259], although it can cause detrimental effect to the dynamic response (bandwidth) of the devices.

E. High-Speed Design Challenges and Impedance Matching

At nanoscale, the resistance and parasitic elements of a NW are substantial. For example, kinetic inductance per unit length of a typical CNT is $16 \text{ nH}/\mu\text{m}$ and copper sheet resistance of 150-nm line pitch is $\sim 150\text{--}200 \Omega/\text{sq}$. The RC delays of 90-nm metal interconnect with a line pitch of 300-nm exponentially increases beyond $100 \text{ ps}/\text{mm}^2$. Although the length of NWs in practical detectors will be a few micrometers to deep submicrometers in length, the parasitics and RC delay can cause degradation to signal integrity in the gigahertz frequency regime. In the past decade, theorists have attempted to model the high-frequency properties of NWs and nanotubes [323]–[328]. Burke employed Luttinger liquid theory to extract distributed transmission-line models for CNTs in the gigahertz regime [324]. Miyamoto *et al.* used a classical treatment of Maxwell's equations to evaluate the resistance and self-inductance of a conducting CNT [326]. However, the reported theoretical and numerical modeling has not been verified with extensive experimental results. Further, these results have been based on ideal NW structures and are not specific to technologies suitable for nanoscale semiconductor p-n or p-i-n junctions.

Whenever a high-frequency signal is coupled in and out of a nanodevice, there is a natural impedance mismatch because any technology with nanometer feature sizes is much less than the wavelength under consideration [329]. This implies that high-speed characterization, which is typically based on reflection, transmission, or scattering measurements, gives rise to very small signals making it very challenging to measure the nanodevice at high speed. One approach to solve this challenge is to develop excellent calibration techniques that fully characterize all of the parasitics before measuring the actual device. Lack of systematic high-frequency characterization tools for measuring the resistance and other parasitic elements of NW-based

devices is a major hurdle that needs to be addressed. An acceptable design rule for *macro-to-micro-to-nano-scale* devices and developing an equivalent-circuit model for impedance pre-matching are crucial for measuring the temporal response of NW-based PD under ultrafast optical excitations. In addition to helping with the characterization of PDs, these measurements will lead to a fundamental understanding of high-frequency electrical transport in NWs and nanoscale junctions with dimensions $\sim 10 \text{ nm}$.

Hightstrete *et al.* conducted RF measurement of NWs and nanotubes from 0.5 to 50 GHz between 4 and 293 K temperature ranges and measured the interface-state-dominated conductance that increased with increasing frequencies [330], [331]. These measurements are challenging in large part because of the difficulty in calibrating and measuring systems with impedance much larger than 50Ω . The typical resistances of NWs are in the range of several kilo-ohms making them mismatched in impedance with measurement systems that are typically 50Ω in characteristic impedance. Though these high-resistance values may seem to restrict the operational speed of nanoelectronics, the capacitance for these devices is also generally small, as is the typical length. This gives rise to very small RC times, and very short transit times, of order picoseconds or less. Consequently, the speed limit could be very large, up to the terahertz range.

As described in Section III-B, during the growth of InP NWs, the deposited metal electrodes of 3-nm Ti/100-nm Pt subjected to temperatures $\sim 430^\circ\text{C}$ and together with the uncatalyzed thin layer of InP being deposited changes the sheet resistance of the CPW metal lines in some devices. From Fig. 26(a), the best measured pulse response gave a FWHM of 16 ps, but as shown in Fig. 26(c)–(e), the impedance mismatch and the changes in the RC time constant as the probes are moved further away from the NW region clearly deteriorates the pulse response. This was observed when a device with a gap of $0.7 \mu\text{m}$ was probed at three different locations, as shown in Fig. 26(b). If the GSG probes are positioned very close (down to nanoscale) to the active NW photoconductors, the pulse looks very symmetric with strong voltage amplitude of 3.6 mV. As the probe is moved away from the active region of the device along the CPW transmission line, the electrical pulse generated by the photoconductor gradually loses amplitude and a long tail (fall time) starts to dominate the pulse profile. The pulse magnitude was found to be 2.1 mV at a distance of $\sim 200 \mu\text{m}$ and 1.6 mV at a distance of $\sim 400 \mu\text{m}$. The measurement shows that the high-speed nanocomponents of the electrical pulse cannot successfully make impedance-matched transition from the active device to the passive CPW due to high-impedance mismatch between them. In fact, considerable reflection dominates the pulse profile, even when probed close to the PD, when a symmetric pulse shape is observed with a measured pulsewidth of 16 ps.

It was pointed out that the coupling of nanodevices to the macro or micro world is usually slow or narrowband, though the coupling between nanoelectronic devices can be extremely fast. For coupling close to our active photoconducting device when the distance between the probe and the devices is down to nanoscale, the capacitive loading from the device to the probe




Fig. 26 (a) High-speed pulse response ($\tau_{\text{meas}} \sim 16$ ps, $\tau_{\text{actual}} \sim 11.4$ ps) of the InP NW photoconductor ($0.7 \mu\text{m}$ gap) triggered by ultrashort 780-nm laser pulses of width 1 ps. (b) Probing locations on the device. Pulse responses measured at the (c) tip, (d) middle, and (e) end. The device was biased at 1 V.

is minimized and signal coupling is very efficient. As the probe is moved away from the active device, the effect of narrowband coupling compounded with larger capacitive loading severely impacts the signal amplitude. We also attribute this observation to macroscopic disorder from statistical variations of electronic properties within the ensemble of photoconducting NWs, such as individual NW resistivity and coupling capacitance, and dislocation.

F. High Current Capacity and Reliability of NWs

The operational reliability of NW-based PDs from Joule self-heating and high photocurrent is an important performance parameter for high power NW PDs. Typically the high current density in conventional metals can create voids by electromigration and most fail due to Joule heating at $\sim 10^3$ to 10^4 A/cm². There have been efforts to characterize the maximum current density of some individual NWs, for example, PtSi NW [332], Si NW [333], [334], NiSi NW [335], and GaN NW [336], [337]. In exploring the application limits of the InP NW photoconductive switch (see Section III-B), the maximum photoresponse current and thermal breakdown of the device with dc bias under a 780-nm pulsed-laser illumination were studied. The 20-MHz repetition rate of the pulsed laser, for the purposes of the dc I - V measurements, appears as uniform illumination. As shown in the I - V measurement of Fig. 27, before the thermal failure, from 0 to 8 V, the resistance was constant at ~ 0.8 M Ω , and subsequently, each individual welded connection that yields an electrical continuity and that is part of the overall parallel network of bridged NWs begins to melt off sequentially as evident from the “sawtooth” like I - V behavior. Catastrophic material breakdown was observed at ~ 27 V (~ 13.5 V/ μm) with a drastic fall in current magnitude from $30 \mu\text{A}$ to ~ 500 nA at the point of breakdown, where the last few bridged NWs still formed a complete resistive circuit. The second linear region after ~ 27 V corresponds to a resistance of ~ 15 M Ω . When the laser illumination was turned OFF, the eventual resistance was ~ 245 M Ω .

The breakdown mechanism was influenced by the laser illumination and it occurred at a considerably low voltage. The




Fig. 27. I - V characteristics of InP NWs before and after thermal breakdown due to joule heating from the photocurrent when illuminated with the pulsed laser.

pulsed-laser excitation enhanced the I^2R (Ohmic) Joule heating, and a very fast carrier multiplication created an intense local heating, and eventually enhanced the breakdown mechanism. The presence of photocurrent during the I - V measurement led to a larger Joule heating, $\sim (I_{\text{dc}} + I_{\text{ph}})^2 R_{\text{tot}}$, that localized the power dissipation within the NW-intersection areas and increased the temperature significantly. This temperature gradient enhanced the electromigration and diffusion of materials (Indium) to the extent that the resistance and current density increased (due to the constriction in the cross-sectional area) causing the Joule heating to increase as well. The mechanism becomes self-perpetuating, and rapidly leads to the thermally induced failure of the photoconductors.

A general expression may be written for the Joule heating as follows:

$$P_{\text{elec}} t = (I_{\text{dc}} + I_{\text{ph}})^2 R_{\text{tot}} t \quad (2)$$

where P_{elec} is the electrical power, I_{dc} is the direct current, I_{ph} is the photocurrent, R_{tot} is the total resistance of the NW, and t is the duration of the applied current. From [144], since there are two distinct InP crystal lattices (pyramidal and hexagonal), the resistance for a single-bridged InP NW can be approximately expressed as follows:

$$R_{\text{NW}} = \int_0^L \frac{\rho(T)}{A(x, y)} dx \text{ and } \frac{1}{\rho} = q\mu(T) n(T) \quad (3)$$

where ρ is the resistivity that depends on the mobility (μ) and carrier density (n) (both functions of temperature T), L is the equivalent NW length, and $A(x, y)$ is the nonuniform cross-sectional area. The total resistance for the intersected NWs, neglecting the contact resistance can be obtained from (3). Thermal breakdown occurs when the electrical power (P_{elect}) exceeds the InP NW melting energy expressed by the following equation [338]:

$$P_{\text{crit}} t = C_p m_{\text{crit}} \Delta T + H_f m_{\text{crit}} \quad (4)$$

where $P_{\text{crit}} t$ is the critical energy to melt the NW, C_p is the specific heat capacity, m_{crit} is the critical mass of the NW regions to be melted, ΔT is the change in temperature from room




Fig. 28. (a) SEM image of InP NWs that has undergone thermal breakdown due to catastrophic Joule heating. (b) Marked areas clearly show the melted material. (c) Heat was sufficient enough to decompose InP forming indium-rich spherical particles. Each bridged NW in the network acts as an electrical fuse.

temperature to the melting temperature, and H_f is the InP latent heat of fusion. Since most of these parameters are not known, only a qualitative analysis can be undertaken [333].

SEM images (see Fig. 28) show molten materials formed on the electrode edges and a high density of nanoscale spherical particles observed on the surfaces and in the upper parts of the freestanding NWs within the active area. During the SEM imaging, the structures were found to be mechanically unstable indicating a possibility of indium fusion during the breakdown process and formation of indium-rich spherical particles.

G. Controlling Orientations for Optimum Mobility

Some orientations of NWs offer higher mobilities than others. For example, among the various oriented NWs, electron and hole mobility for Si $\langle 110 \rangle$ NWs are calculated to be larger by nearly two orders of magnitude than those of SiNWs with other orientations having similar diameter. Thus, any NW PD with such orientation will offer an improved bandwidth. However, it is not always easy to synthesize NWs with preferred orientation. We recently observed that the orientation of NWs can be changed from $\langle 111 \rangle$ direction to $\langle 110 \rangle$ direction on a Si (110) substrate by increasing the growth temperature above $\sim 610^\circ\text{C}$ and by changing Au–Si eutectic phases. Fig. 29 depicts the orientation dependence of NWs on physical growth parameters. Details of this study have recently been reported by Kwon *et al.* [31].

H. Catalyst for NW Synthesis—Issues of Device Contamination and Impact on Performance

Using a metal catalyst for nanowire growth has been demonstrated to be an excellent method for 1-D-oriented NW structures in most material systems [339]–[342]. An important aspect to the formation of these 1-D NWs relates to their crystallization: the evolution of a solid from a vapor, a liquid, or a solid phase undergoing nucleation and growth. As the concentration of the building blocks (atoms, ions, or molecules) of a solid becomes adequately high, they combine into small nuclei or clusters through homogeneous nucleation [137], [343]. These clusters serve as seeds for further growth to form larger clusters. A metal catalyst acts as a high-energy site for decomposition of a NW material containing precursor gas, which deposits the NW material onto the catalyst surface [59], [344]. Adsorption (or surface transport) of the NW growth material into (or around)




Fig. 29. Cross-sectional scanning microscope image of Si NWs grown on Si (111) with growth temperature of (a) 550°C and (b) 680°C . Si NWs grown on Si (100) with growth temperature of (c) 550°C and (d) 680°C . Si NWs grown on Si (110) with growth temperature of (e) 550°C and (f) 680°C .

the catalyst, and deposition onto the substrate at the catalyst–substrate interface is called the VLS method [59], [339], [344].

The VLS method has allowed the development of a wide variety of NW materials; group IV (Si [340], [345], Ge [340], [346], [347]), II–VI (ZnO, CdS) [348], [349], III–V (GaN, GaAs, InP) [348], [350]–[353], and alloy compound semiconductors [354], [355]. Particularly for Si NW growth, various kinds of metal catalysts, such as Au [59], [131], [335], [339], [356]–[358], Ag [57], [339], [359], [360], Al [360]–[362], Cu [339], [358], [363], [364], Fe [365]–[367], Ga [58], [360], [361], In [360], [368], [369], Ni [59], [339], [359], [360], [370], Pd [59], [339], [358], [360], [371], Pt [59], [214], [339], [358]–[360], [372], Ti [373], [374], and Zn [131], [360], have been studied.

The selection of a proper metal catalyst must be carefully considered due to restrictions, which limit the NW synthesis process to within a specific temperature range. The standard catalyst used—Au, allows a wide span of synthesis temperature above 363°C depending on silicon-source gases. Al is one of the promising catalysts for its low processing temperature and superior NW quality as long as oxidation of Al is suppressed during synthesis [362]. Cu and Ti are also good candidates, but require high growth temperatures and do not fully satisfy the conventional CMOS fabrication technologies. Various combinations of metal catalysts could lead to further possibilities in NW synthesis, despite few studies on metal alloy catalyst being reported [367], [375]. Fig. 30 shows the impact of various metal catalysts on the growth temperature and energy band of silicon NWs.

Catalyst-free synthesis has also been studied in order to prevent catalyst contamination in NWs. It is developed mainly to construct compound semiconductor nanomaterials using CVD [376], vapor-phase epitaxy [377], [378], laser ablation [379], and molecular beam epitaxy [380]–[382]. Although contamination in nanomaterials is eliminated, it has been reported that growing elementary semiconductor NWs, such as Si and Ge NWs, is relatively more challenging because these techniques




Fig. 30. Impact of various metal catalysts on the growth temperature and energy band of silicon NWs. The left bars show possible ionization energy levels that can be introduced when a metal is alloyed with silicon. The right bars show the lowest recorded liquid eutectic temperature when mixed with silicon.

make use of an oxide as a seed layer, which results in poor orientation and distribution of NWs in comparison to catalyst-assisted methods [383], [384].

Depending on the catalyst, various impurities may be introduced into the NW. For instance, Yu *et al.* found that Si NWs are doped with Au atoms by thermal diffusion during their synthesis [131]. Au catalyst would be coated by 1–1.5 gold monolayers on the wire surface [357], which are located at the interface of Si NWs and native oxide on the surface of the NW [385]. Even though it is shown that the thermal diffusion of metal catalysts on the NW surface can be prevented by controlling physical parameters, such as growth temperature, partial pressure of source gases, and catalyst size [386], it is a challenge to block metal catalyst atoms from diffusing into NWs during the NW synthesis. This is due to the solubility of a metal in a NW, which is significantly higher than that in a bulk material [387], [389] and it would be almost impossible to stop the thermal diffusion of impurities.

The fundamental motivation for reducing metal contamination in semiconductors is that it causes degradation to the devices and impacts the reliability [388]. A critical degradation of the gate dielectric layer could happen due to the large diffusivity of Au at the interface of oxide and semiconductor in MOS devices [390]. The metal impurities generate deep-level traps located around intrinsic energy level in the bandgap. Deep-level traps enhance recombination of generated carriers such that p-n-junction leakage current increases [391], [392]. They also limit the minority carrier lifetime and the diffusion length [392]. Deep-level traps, however, are advantageous to improve photoconductivity of NWs. Electrical properties of NWs, due to the high surface-to-volume ratio and small radius size, are very sensitive to surface-state configurations [10], [393]. Moreover, a large density of surface trap states significantly increases the photoconductivity gain of NWs by extending the photocarrier lifetime and enhancing charge separation [259], [394], [395]. As a result, metal catalyst contamination may not completely impede the development of NW PD devices. Further studies on the effects of metal catalyst contamination on the magnitude of photoconductive gain and device reliability are still required to fabricate more efficient NW PDs.




Fig. 31 (a) Measured linear I - V characteristics between bridged electrodes spaced $10\ \mu\text{m}$ apart with varying numbers of NWs ($d \sim 100\ \text{nm}$). (b) Resistivity versus the B_2H_6 gas flow showing a good correlation between dopant density and measured resistivity.

I. Challenges in the Doping of NWs

Both p-type as well as n-type doping of NWs has been demonstrated qualitatively for Si [10], GaAs [396], InP [62], and GaN [397] NWs. CVD is used frequently for catalyst-based synthesis of semiconductor NWs. Two main methods are used to dope NWs—the vapor–solid (VS) mechanism and the VLS mechanism. The VS mechanism allows for the dopant atoms to be directly deposited onto the NW surface, while in the VLS method, the dopant atoms dissolved in the catalyst are then incorporated into the liquid–solid interface, which is formed during the growth of the NWs. These two methods have different rates of diffusion [215]. Flow rate of doping gases contribute to different doping concentrations (as shown in the Fig. 31) and it remains dependent on other physical parameters of the CVD chamber.

To create a high-mobility carrier gas in NWs, radial band structure engineering has been used in undoped NWs [398], [399]. This method, however, cannot be controlled efficiently and is only feasible for materials, which can be engineered with suitable band energies. To overcome this problem of not being able to acquire qualitative control of doping levels in NWs, remote p-doping of InAs NWs has been achieved by a p-doped InP shell grown epitaxially on the core NW [400]. Controlled doping of Si NWs has been achieved by using a laser catalytic growth method to controllably introduce either boron or phosphorus dopants into silicon NWs [401].

With the VLS growth, it is difficult to determine how impurity atoms interact with the metal particle and how the dopant atoms are incorporated into the NWs. It was observed that the introduction of a doping agent at any stage of the NW growth contributes to the entire NW being doped. This severely limits the longitudinal doping modulation and the realization of longitudinal NW structures with alternating doping characteristics [402]. The doping mechanism also contributes to the variation in the NW growth rate and structural profile.

V. CONCLUSION AND PERSPECTIVE

The ability to design PDs using high-quality semiconductor and oxide NWs based on bottom-up or self-assembly processes, and integrating them onto various substrates can lead to cost-effective, superior, and novel functionalities. In this review, we

presented a brief description of the different approaches to realize an integrated NW device. We show that both synthesis in-place (direct growth) and transfer printing on an arbitrary substrate offer high flexibility in the design and fabrication of NW-based PDs, which can be used in a wide range of technologies. However, for the NW integration process to be economically viable and attractive for CMOS applications, it must offer the possibility of direct growth and integration of non-Si-based NW devices onto large Si wafers.

Currently, issues such as: 1) lattice constant, material, and thermal mismatch; 2) lack of good control over atomic structures; 3) assembly into functional devices; 4) difficulty in forming ternary and quaternary NW alloys; 5) surface states; 6) persistent photocurrent; 7) contact resistance and noise; 8) controlled doping for sharp homo- and heterojunctions; 9) nano-to-micro impedance matching; and 10) catalysts-induced contamination, make it difficult to grow and design NW devices on Si or any other substrates.

A successful NW detection and sensing device would require a meticulous control of surface states, defects, traps, orientation, polarization and light coupling, as well as good control on generating sharp axial or radial junctions in the NWs. There are obvious challenges in eventually realizing high-performance NW PDs. Most conventional semiconductor PDs operate at essentially 100% quantum efficiency, whereas NW PDs' efficiencies are much lower in values. Development of feasible techniques is now crucial to match the efficiency of NW PDs to that of their classical counterpart, and a combination of plasmonic techniques and NW heteroepitaxy may offer the potential to realize substrate-independent NW PDs with high efficiency and bandwidth.

The basic devices and laboratory demonstrations of the key elements of technology exist for NW PDs, and minimum physical breakthrough is required to implement the device in most systems. However, substantial technological work remains:

- 1) Controlling the physical properties, such as diameter, doping uniformity, orientations, identical surface, and contacts, is required to meet the strict requirements for practical systems with future generations of silicon photonics and CMOS.
- 2) Designing for impedance-matching techniques between NW PDs and conventional high-speed circuits.
- 3) The technology for integrating III-V and II-VI NWs with silicon ICs is still at an early stage, though there have been considerable key demonstrations in the past few years. It is likely that the first introductions of NW PDs will use hybrid approaches, such as transfer-printing or pick-and-place. Such hybrid approaches require no modifications to the current process for fabricating silicon ICs except to add processes for fabricated NW PDs. Long-term approaches will probably focus on monolithic integration via nanoheteroepitaxy, currently at the infancy as a research activity.
- 4) Novel methods will be required to ensure growth in-place under acceptable physical condition and CMOS compatibility. Investigations such as aging tests, including thermal shock, thermal cycling, high-temperature tests, and

passivation mechanisms will be crucial for various NW devices.

- 5) As technology matures, techniques used in conventional devices such as resonant-cavity-enhanced PDs, edge-illuminated waveguide, and evanescently coupled distributed PDs, and avalanche photodetectors can be implemented in NW-based counterparts.

ACKNOWLEDGMENT

The authors would like to thank Dr. M.-K. Kwon and Dr. J.-Y. Kim, A. Sarkar, and C. Edgar of UC Davis for their help with the experiments.

REFERENCES

- [1] K. Kishino, M. S. Unlu, J. I. Chyi, J. Reed, L. Arsenault, and H. Morkoc, "Resonant cavity-enhanced (RCE) photodetectors," *IEEE J. Quantum Electron.*, vol. 27, no. 8, pp. 2025–2034, Aug. 1991.
- [2] E. Ozbay, M. S. Islam, B. Onat, M. Gokkavas, O. Aytur, G. Tuttle, E. Towe, R. H. Henderson, and M. S. Unlu, "Fabrication of high-speed resonant cavity enhanced Schottky photodiodes," *IEEE Photon. Technol. Lett.*, vol. 9, no. 5, pp. 672–674, May 1997.
- [3] K. S. Giboney, M. J. W. Rodwell, and J. E. Bowers, "Traveling-wave photodetector design and measurements," *IEEE J. Sel. Topics Quantum Electron.*, vol. 2, no. 3, pp. 622–629, Sep. 1996.
- [4] D. Ahn, C. Y. Hong, J. F. Liu, W. Giziewicz, M. Beals, L. C. Kimerling, J. Michel, J. Chen, and F. X. Kartner, "High performance waveguide integrated Ge photodetectors," *Opt. Exp.*, vol. 15, pp. 3916–3921, Apr. 2007.
- [5] L. Y. Lin, M. C. Wu, T. Itoh, T. A. Vang, R. E. Muller, D. L. Sivco, and A. Y. Cho, "Velocity-matched distributed photodetectors with high-saturation power and large bandwidth," *IEEE Photon. Technol. Lett.*, vol. 8, no. 10, pp. 1376–1378, Oct. 1996.
- [6] M. S. Islam, T. Jung, T. Itoh, M. C. Wu, A. Nespolo, D. L. Sivco, and A. Y. Cho, "High power and highly linear monolithically integrated distributed balanced photodetectors," *IEEE J. Lightw. Technol.*, vol. 20, no. 2, pp. 285–295, Feb. 2002.
- [7] D. Liang and J. E. Bowers, "Photonic integration: Si or InP substrates?" *Electron. Lett.*, vol. 42, pp. 578–581, Jun. 2009.
- [8] L. Pavesi, "Will silicon be the photonic material of the third millennium?" *J. Phys., Condens. Matter*, vol. 15, pp. R1169–R1196, Jul. 2003.
- [9] H. Rong, R. Jones, A. Liu, O. Cohen, D. Hak, A. Fang, and M. Paniccia, "A continuous-wave Raman silicon laser," *Nature*, vol. 433, pp. 725–728, 2005.
- [10] Y. Cui, Q. Wei, H. Park, and C. M. Lieber, "Nanowire nanosensors for highly sensitive and selective detection of biological and chemical species," *Science*, vol. 293, pp. 1289–1292, Aug. 2001.
- [11] N. J. Quitoriano and T. I. Kamins, "Integratable nanowire transistors," *Nano Lett.*, vol. 8, pp. 4410–4414, Dec. 2008.
- [12] M. Y. Do, S. H. Lee, S. H. Seo, J. K. Shin, P. Choi, J. H. Park, and H. Kim, "Silicon-on-insulator complementary metal oxide semiconductor image sensor using a nanowire metal oxide semiconductor field-effect transistor-structure photodetector," *Sens. Mater.*, vol. 18, pp. 139–149, 2006.
- [13] X. C. Jiang, Q. H. Xiong, S. Nam, F. Qian, Y. Li, and C. M. Lieber, "InAs/InP radial nanowire heterostructures as high electron mobility devices," *Nano Lett.*, vol. 7, pp. 3214–3218, Oct. 2007.
- [14] M. T. Bjork, B. J. Ohlsson, C. Thelander, A. I. Persson, K. Deppert, L. R. Wallenberg, and L. Samuelson, "Nanowire resonant tunneling diodes," *Appl. Phys. Lett.*, vol. 81, pp. 4458–4460, Dec. 2002.
- [15] J. Wallentin, J. M. Persson, J. B. Wagner, L. Samuelson, K. Deppert, and M. T. Borgstrom, "High-performance single nanowire tunnel diodes," *Nano Lett.*, vol. 10, pp. 974–979, Mar. 2010.
- [16] C. M. Lieber, "The incredible shrinking circuit—Researchers have built nanotransistors and nanowires. Now they just need to find a way to put them all together," *Sci. Amer.*, vol. 285, pp. 58–64, Sep. 2001.
- [17] J. Kong, C. Zhou, A. Morpurgo, H. T. Soh, C. F. Quate, C. Marcus, and H. Dai, "Synthesis, integration, and electrical properties of individual single-walled carbon nanotubes," *Appl. Phys. A, Mater. Sci. Process.*, vol. 69, pp. 305–308, Sep. 1999.

- [18] M. H. Huang, S. Mao, H. Feick, H. Q. Yan, Y. Y. Wu, H. Kind, E. Weber, R. Russo, and P. D. Yang, "Room-temperature ultraviolet nanowire nanolasers," *Science*, vol. 292, pp. 1897–1899, Jun. 2001.
- [19] A. A. Talin, L. L. Hunter, F. Leonard, and B. Rokad, "Large area, dense silicon nanowire array chemical sensors," *Appl. Phys. Lett.*, vol. 89, pp. 153102-1–153102-3, Oct. 2006.
- [20] M. S. Islam, "The all pervading nanosensors," *Int. J. Nanotechnol.*, vol. 5, pp. 393–401, 2008.
- [21] M. Allen, E. M. Sabio, X. B. Qi, B. Nwengela, M. S. Islam, and F. E. Osterloh, "Metallic LiMo_3Se_3 nanowire film sensors for electrical detection of metal ions in water," *Langmuir*, vol. 24, pp. 7031–7037, Jul 2008.
- [22] V. J. Logeeswaran, A. Sarkar, M. S. Islam, N. P. Kobayashi, J. Straznicky, X. Li, W. Wu, S. Mathai, M. R. T. Tan, S. Y. Wang, and R. S. Williams, "A 14-ps full width at half maximum high-speed photoconductor fabricated with intersecting InP nanowires on an amorphous surface," *Appl. Phys. A, Mater. Sci. Process.*, vol. 91, pp. 1–5, Apr. 2008.
- [23] M. Alexe, S. Senz, M. A. Schubert, D. Hesse, and U. Gösele, "Energy harvesting using nanowires?," *Adv. Mater.*, vol. 20, pp. 4021–4026, 2008.
- [24] F. Leonard and A. A. Talin, "Size-dependent effects on electrical contacts to nanotubes and nanowires," *Phys. Rev. Lett.*, vol. 97, 026804, Jul. 2006.
- [25] A. A. Talin, F. Leonard, B. S. Swartzentruber, X. Wang, and S. D. Hersee, "Unusually strong space-charge-limited current in thin wires," *Phys. Rev. Lett.*, vol. 101, p. 076802, 2008.
- [26] A. Chaudhry and M. S. Islam, "Examining the anomalous electrical characteristics observed in InN nanowires," *J. Nanosci. Nanotechnol.*, vol. 8, pp. 222–227, Jan. 2008.
- [27] A. Chaudhry, V. Ramamurthi, E. Fong, and M. S. Islam, "Ultra-low contact resistance of epitaxially interfaced bridged silicon nanowires," *Nano Lett.*, vol. 7, pp. 1536–1541, Jun. 2007.
- [28] F. Leonard, A. A. Talin, B. S. Swartzentruber, and S. T. Picraux, "Diameter-dependent electronic transport properties of Au-catalyst/Ge-nanowire Schottky diodes," *Phys. Rev. Lett.*, vol. 102, p. 106805, Mar. 2009.
- [29] K. Bertness, N. Sanford, J. Barker, J. Schlager, A. Roshko, A. Davydov, and I. Levin, "Catalyst-free growth of GaN nanowires," *J. Electron. Mater.*, vol. 35, pp. 576–580, 2006.
- [30] J. Y. Kim, M. K. Kwon, V. J. Logeeswaran, S. Grego, and M. S. Islam, "In-situ chlorine passivation to suppress surface-dominant transport in silicon nanowire devices," in *Proc. SPIE—Nanoepitaxy: Homo- and Heterogeneous Synth., Characteriz., Device Integr. Nanomater. II*, vol. 7768, San Diego, CA, 2010, p. 77680R.
- [31] M. K. Kwon, J. Y. Kim, V. J. Logeeswaran, Y. J. Teng, H. L. Hsu, P. A. Baeza, A. Ilke, and M. S. Islam, "Temperature-dependent structural characterization of silicon <110> nanowires," in *Proc. SPIE—Nanoepitaxy: Homo- and Heterogeneous Synth., Characteriz., Device Integr. Nanomater. II*, vol. 7768, San Diego, CA, 2010, p. 77680H.
- [32] N. P. Kobayashi, S. Y. Wang, C. Santori, and R. S. Williams, "Indium phosphide nanoneedles on non-single crystalline semiconductor surfaces," *Jpn. J. Appl. Phys. 1, Reg. Papers Brief Commun. Rev. Papers*, vol. 46, pp. 6346–6351, Sep. 2007.
- [33] A. J. Mieszawska, R. Jalilian, G. U. Sumanasekera, and F. P. Zamborini, "The synthesis and fabrication of one-dimensional nanoscale heterojunctions," *Small*, vol. 3, pp. 722–756, May 2007.
- [34] H. E. Ruda and A. Shik, "Polarization-sensitive optical phenomena in semiconducting and metallic nanowires," *Phys. Rev. B*, vol. 72, p. 115308, 2005.
- [35] C. Soci, A. Zhang, X. Y. Bao, H. Kim, Y. Lo, and D. L. Wang, "Nanowire photodetectors," *J. Nanosci. Nanotechnol.*, vol. 10, pp. 1430–1449, Mar. 2010.
- [36] J. Ohura, T. Tsukakoshi, K. Fukuda, M. Shimbo, and H. Ohashi, "A dielectrically isolated photodiode array by silicon-wafer direct bonding," *IEEE Electron Device Lett.*, vol. EDL-8, no. 10, pp. 454–456, Oct. 1987.
- [37] K. Furukawa and A. Nakagawa, "Applications of the Silicon-Wafer Direct-Bonding Technique to Electron Devices," *Appl. Surf. Sci.*, vol. 41–2, pp. 627–632, Nov. 1989.
- [38] U. Gosele, Y. Bluhm, G. Kastner, P. Kopperschmidt, G. Krauter, R. Scholz, A. Schumacher, S. Senz, Q. Y. Tong, L. J. Huang, Y. L. Chao, and T. H. Lee, "Fundamental issues in wafer bonding," *J. Vac. Sci. Technol. A*, vol. 17, pp. 1145–1152, Jul./Aug. 1999.
- [39] J. Geske, Y. L. Okuno, J. E. Bowers, and V. Jayaraman, "Vertical and lateral heterogeneous integration," *Appl. Phys. Lett.*, vol. 79, pp. 1760–1762, Sep. 2001.
- [40] G. Roelkens, J. Van Campenhout, J. Brouckaert, D. Van Thourhout, R. Baets, P. R. Romeo, P. Regreny, A. Kazmierczak, C. Seassal, X. Letartre, G. Hollinger, J. M. Fedeli, L. Di Cioccio, and C. Lagahe-Blanchard, "III-V/Si photonics by die to wafer bonding," *Mater. Today*, vol. 10, pp. 36–43, Jul./Aug. 2007.
- [41] J. P. Bailbe, A. Val, A. Marty, P. Souverain, and J. Tasselli, "Techniques for epitaxial lift-off – Applications and future outlook," *J. De Physique Iv*, vol. 9, pp. 113–122, Mar. 1999.
- [42] C. D. Yang, C. L. Ho, M. Y. Wu, J. Y. Su, W. J. Ho, and M. C. Wu, "Investigation of epitaxial lift-off the InGaAs p-i-n photodiodes to the AlAs/GaAs distributed Bragg reflectors," *Solid-State Electron.*, vol. 47, pp. 1763–1767, Oct. 2003.
- [43] E. Ertekin, P. A. Greaney, D. C. Chrzan, and T. D. Sands, "Equilibrium limits of coherency in strained nanowire heterostructures," *J. Appl. Phys.*, vol. 97, p. 114325, Jun. 2005.
- [44] E. A. Fitzgerald, Y. H. Xie, D. Monroe, P. J. Silverman, J. M. Kuo, A. R. Kortan, F. A. Thiel, and B. E. Weir, "Relaxed $\text{Ge}_x\text{Si}_{1-x}$ structures for III-V integration with Si and high mobility 2-dimensional electron gases in Si," *J. Vac. Sci. Technol. B*, vol. 10, pp. 1807–1819, Jul./Aug. 1992.
- [45] E. G. Bauer, B. W. Dodson, D. J. Ehrlich, L. C. Feldman, C. P. Flynn, M. W. Geis, J. P. Harbison, R. J. Matyi, P. S. Peercy, P. M. Petroff, J. M. Phillips, G. B. Stringfellow, and A. Zangwill, "Fundamental issues in heteroepitaxy—A Department-of-Energy, Council-on-Materials-Science panel report," *J. Mater. Res.*, vol. 5, pp. 852–894, Apr. 1990.
- [46] Y. B. Bolkhovityanov, O. P. Pchelyakov, L. V. Sokolov, and S. I. Chikichev, "Artificial GeSi substrates for heteroepitaxy: Achievements and problems," *Semiconductors*, vol. 37, pp. 493–518, 2003.
- [47] A. Krost, F. Heinrichsdorff, D. Bimberg, and H. Cerva, "InP on Si(111)—Accommodation of lattice mismatch and structural-properties," *Appl. Phys. Lett.*, vol. 64, pp. 769–771, Feb. 1994.
- [48] H. Mori, M. Sugo, and Y. Itoh, "Heteroepitaxy of InP on Si-substrates," *Adv. Mater.*, vol. 5, pp. 208–209, Mar. 1993.
- [49] H. Morkoc, "New approaches in heteroepitaxy and related devices," *Vacuum*, vol. 42, pp. 257–267, 1991.
- [50] E. Yablonovitch, T. Gmitter, J. P. Harbison, and R. Bhat, "Extreme selectivity in the lift-off of epitaxial GaAs films," *Appl. Phys. Lett.*, vol. 51, pp. 2222–2224, Dec. 1987.
- [51] L. C. Chuang, M. Moewe, C. Chase, N. P. Kobayashi, C. Chang-Hasnain, and S. Crankshaw, "Critical diameter for III-V nanowires grown on lattice-mismatched substrates," *Appl. Phys. Lett.*, vol. 90, p. 043115, Jan. 2007.
- [52] A. Sarkar, I. Kimukin, C. W. Edgar, S. Yi, and M. S. Islam, "Heteroepitaxial growth dynamics of InP nanowires on silicon," *J. NanoPhoton.*, vol. 2, pp. 1–15, Feb. 2008.
- [53] S. D. Hersee, D. Zubia, X. Y. Sun, R. Bommena, M. Fairchild, S. Zhang, D. Burckel, A. Frauenglass, and S. R. J. Brueck, "Nanoheteroepitaxy for the integration of highly mismatched semiconductor materials," *IEEE J. Quantum Electron.*, vol. 38, no. 8, pp. 1017–1028, Aug. 2002.
- [54] D. Zubia, S. D. Hersee, and T. Khraishi, "Strain partitioning in coherent compliant heterostructures," *Appl. Phys. Lett.*, vol. 80, pp. 740–742, Feb. 2002.
- [55] N. Wang, Y. Cai, and R. Q. Zhang, "Growth of nanowires," *Mater. Sci. Eng. R, Rep.*, vol. 60, pp. 1–51, Mar. 2008.
- [56] H. J. Fan, P. Werner, and M. Zacharias, "Semiconductor nanowires: From self-organization to patterned growth," *Small*, vol. 2, pp. 700–717, Jun. 2006.
- [57] R. S. Wagner and W. C. Ellis, "Vapor-liquid-solid mechanism of single crystal growth," *Appl. Phys. Lett.*, vol. 4, p. 89, 1964.
- [58] E. I. Givargizov and N. N. Sheftal, "Morphology of silicon whiskers grown by the VLS-technique," *J. Cryst. Growth*, vol. 9, p. 326, 1971.
- [59] E. I. Givargizov, "Fundamental aspects of VLS growth," *J. Cryst. Growth*, vol. 31, pp. 20–30, 1975.
- [60] C. Thelander, M. T. Bjork, A. I. Persson, B. J. Ohlsson, T. Sass, L. R. Wallenberg, and L. Samuelson, "Heterostructures incorporated in one-dimensional semiconductor materials and devices," in *Proc. Phys. Semicond.*, 2003, vol. 171, pp. 253–260.
- [61] M. Borgstrom, T. Bryllert, T. Sass, B. Gustafson, L. E. Wernersson, W. Seifert, and L. Samuelson, "High peak-to-valley ratios observed in InAs/InP resonant tunneling quantum dot stacks," *Appl. Phys. Lett.*, vol. 78, pp. 3232–3234, May 2001.
- [62] M. S. Gudiksen, L. J. Lauhon, J. Wang, D. C. Smith, and C. M. Lieber, "Growth of nanowire superlattice structures for nanoscale photonics and electronics," *Nature*, vol. 415, pp. 617–620, Feb. 2002.
- [63] T. Martensson, P. Carlberg, M. Borgstrom, L. Montelius, W. Seifert, and L. Samuelson, "Nanowire arrays defined by nanoimprint lithography," *Nano Lett.*, vol. 4, pp. 699–702, Apr. 2004.

- [64] S. S. Yi, G. Girolami, J. Amano, M. S. Islam, S. Sharma, T. I. Kamins, and I. Kimukin, "InP nanobridges epitaxially formed between two vertical Si surfaces by metal-catalyzed chemical vapor deposition," *Appl. Phys. Lett.*, vol. 89, p. 133121, Sep. 2006.
- [65] Y. Kim, M. S. Song, Y. D. Kim, J. H. Jung, Q. Gao, H. H. Tan, and C. Jagadish, "Epitaxial germanium nanowires on GaAs grown by chemical vapor deposition," *J. Korean Phy. Soc.*, vol. 51, pp. 120–124, Jul. 2007.
- [66] N. P. Kobayashi, S. Mathai, X. M. Li, V. J. Logeeswaran, M. S. Islam, A. Lohn, T. Onishi, J. Straznicki, S. Y. Wang, and R. S. Williams, "Ensembles of indium phosphide nanowires: physical properties and functional devices integrated on non-single crystal platforms," *Appl. Phys. A, Mater. Sci. Process.*, vol. 95, pp. 1005–1013, Jun. 2009.
- [67] T. I. Kamins, X. Li, and R. S. Williams, "Growth and structure of chemically vapor deposited Ge nanowires on Si substrates," *Nano Lett.*, vol. 4, pp. 503–506, Mar. 2004.
- [68] R. Agarwal and C. M. Lieber, "Semiconductor nanowires: optics and optoelectronics," *Appl. Phys. A, Mater. Sci. Process.*, vol. 85, pp. 209–215, Nov. 2006.
- [69] P. J. Pauzauskie and P. Yang, "Nanowire photonics," *Mater. Today*, vol. 9, pp. 36–45, Oct. 2006.
- [70] B. S. Zou, R. B. Liu, F. F. Wang, A. L. Pan, L. Cao, and Z. L. Wang, "Lasing mechanism of ZnO nanowires/nanobelts at room temperature," *J. Phy. Chem. B*, vol. 110, pp. 12865–12873, Jul. 2006.
- [71] P. Muhlschlegel, H. J. Eisler, O. J. F. Martin, B. Hecht, and D. W. Pohl, "Resonant optical antennas," *Science*, vol. 308, pp. 1607–1609, Jun. 2005.
- [72] L. Tang, S. E. Kocabas, S. Latif, A. K. Okay, D. S. Ly-Gagnon, K. C. Saraswat, and D. A. B. Miller, "Nanometre-scale germanium photodetector enhanced by a near-infrared dipole antenna," *Nat. Photon.*, vol. 2, pp. 226–229, Apr. 2008.
- [73] N. Fang, H. Lee, C. Sun, and X. Zhang, "Sub-diffraction-limited optical imaging with a silver superlens," *Science*, vol. 308, pp. 534–537, Apr. 2005.
- [74] D. Melville and R. J. Blaikie, "Super-resolution imaging through a planar silver layer," *Opt. Exp.*, vol. 13, pp. 2127–2134, Mar. 2005.
- [75] P. Chaturvedi, W. Wu, V. J. Logeeswaran, Z. N. Yu, M. S. Islam, S. Y. Wang, R. S. Williams, and N. X. Fang, "A smooth optical superlens," *Appl. Phys. Lett.*, vol. 96, p. 043102, Jan. 2010.
- [76] G. Brumfiel, "Ideal Focus," *Nature*, vol. 459, pp. 504–505, May 2009.
- [77] Z. F. Yu, G. Veronis, S. H. Fan, and M. L. Brongersma, "Design of midinfrared photodetectors enhanced by surface plasmons on grating structures," *Appl. Phys. Lett.*, vol. 89, p. 151116, Oct. 2006.
- [78] G. Konstantatos and E. H. Sargent, "Nanostructured materials for photon detection," *Nat. Nanotechnol.*, vol. 5, pp. 391–400, Jun. 2010.
- [79] L. Y. Cao, J. S. White, J. S. Park, J. A. Schuller, B. M. Clemens, and M. L. Brongersma, "Engineering light absorption in semiconductor nanowire devices," *Nat. Mater.*, vol. 8, pp. 643–647, Aug. 2009.
- [80] M. S. Islam and V. J. Logeeswaran, "Nanoscale materials and devices for future communication networks," *IEEE Commun. Mag.*, vol. 48, no. 6, pp. 112–120, Jun. 2010.
- [81] Y. Huang, X. F. Duan, Q. Q. Wei, and C. M. Lieber, "Directed assembly of one-dimensional nanostructures into functional networks," *Science*, vol. 291, pp. 630–633, Jan. 2001.
- [82] C. Thelander, P. Agarwal, S. Brongersma, J. Eymery, L. F. Feiner, A. Forchel, M. Scheffler, W. Riess, B. J. Ohlsson, U. Gosele, and L. Samuelson, "Nanowire-based one-dimensional electronics," *Mater. Today*, vol. 9, pp. 28–35, Oct. 2006.
- [83] H. T. Ng, J. Han, T. Yamada, P. Nguyen, Y. P. Chen, and M. Meyyappan, "Single crystal nanowire vertical surround-gate field-effect transistor," *Nano Lett.*, vol. 4, pp. 1247–1252, 2004.
- [84] C. C. Huang, B. D. Pelatt, and J. F. Conley, "Directed integration of ZnO nanobridge sensors using photolithographically patterned carbonized photoresist," *Nanotechnology*, vol. 21, p. 195307, May 2010.
- [85] J. S. Lee, M. S. Islam, and S. Kim, "Photoresponses of ZnO nanobridge devices fabricated using a single-step thermal evaporation method," *Sens. Actuators B, Chem.*, vol. 126, pp. 73–77, Sep. 2007.
- [86] A. I. Hochbaum, R. Fan, R. R. He, and P. D. Yang, "Controlled growth of Si nanowire arrays for device integration," *Nano Lett.*, vol. 5, pp. 457–460, Mar. 2005.
- [87] Y. K. Du, F. Zhao, C. Zou, P. Yang, X. C. Li, and J. A. Tang, "Size-controlled synthesis of platinum nanoparticles," *Chinese J. Chem. Phy.*, vol. 18, pp. 1019–1022, Dec. 2005.
- [88] B. M. Kayes, M. A. Filler, M. C. Putnam, M. D. Kelzenberg, N. S. Lewis, and H. A. Atwater, "Growth of vertically aligned Si wire arrays over large areas ($>1\text{cm}^2$) with Au and Cu catalysts," *Appl. Phys. Lett.*, vol. 91, p. 103110, Sep. 2007.
- [89] M. S. Islam, S. Sharma, T. I. Kamins, and R. S. Williams, "A novel interconnection technique for manufacturing nanowire devices," *Appl. Phys. A, Mater. Sci. Process.*, vol. 80, pp. 1133–1140, Mar. 2005.
- [90] S. Sharma, T. I. Kamins, M. S. Islam, R. S. Williams, and A. F. Marshall, "Structural characteristics and connection mechanism of gold-catalyzed bridging silicon nanowires," *J. Cryst. Growth*, vol. 280, pp. 562–568, Jul. 2005.
- [91] M. Tabib-Azar, M. Nassirou, R. Wang, S. Sharma, T. I. Kamins, M. S. Islam, and R. S. Williams, "Mechanical properties of self-welded silicon nanobridges," *Appl. Phys. Lett.*, vol. 87, p. 113102, Sep. 2005.
- [92] M. S. Islam, S. Sharma, T. I. Kamins, and R. S. Williams, "Ultra-high-density silicon nanobridges formed between two vertical silicon surfaces," *Nanotechnology*, vol. 15, pp. L5–L8, May 2004.
- [93] J. S. Lee, M. S. Islam, and S. Kim, "Direct formation of catalyst-free ZnO nanobridge devices on an etched Si substrate using a thermal evaporation method," *Nano Lett.*, vol. 6, pp. 1487–1490, Jul. 2006.
- [94] M. S. Islam, "Epitaxially integrated semiconductor nanowires for nanoscale electronics, photonics and NEMS," in *Proc. 20th Annu. Meeting IEEE Lasers/Electro-Optics Soc. (LEOS 2007)*, pp. 707–708.
- [95] L. T. Cai, H. Skulason, J. G. Kushmerick, S. K. Pollack, J. Naciri, R. Shashidhar, D. L. Allara, T. E. Mallouk, and T. S. Mayer, "Nanowire-based molecular monolayer junctions: Synthesis, assembly, and electrical characterization," *J. Phy. Chem. B*, vol. 108, pp. 2827–2832, Mar. 2004.
- [96] Y. Wu, R. Fan, and P. Yang, "Block-by-block growth of single-crystalline Si/SiGe superlattice nanowires," *Nano Lett.*, vol. 2, pp. 83–86, 2002.
- [97] D. Y. Li, Y. Y. Wu, P. Kim, L. Shi, P. D. Yang, and A. Majumdar, "Thermal conductivity of individual silicon nanowires," *Appl. Phys. Lett.*, vol. 83, pp. 2934–2936, Oct. 2003.
- [98] L. Samuelson, C. Thelander, M. T. Bjork, M. Borgstrom, K. Deppert, K. A. Dick, A. E. Hansen, T. Martensson, N. Panev, A. I. Persson, W. Seifert, N. Skold, M. W. Larsson, and L. R. Wallenberg, "Semiconductor nanowires for 0D and 1D physics and applications," *Physica E-Low-Dimensional Syst. Nanostruct.*, vol. 25, pp. 313–318, Nov. 2004.
- [99] H. C. Casey, *Devices For Integrated Circuits: Silicon and III-V Compound Semiconductors*. New York: Wiley, 1999.
- [100] L. A. Coldren and S. W. Corzine, *Diode Lasers and Photonic Integrated Circuits*. New York: Wiley, 1995.
- [101] N. N. Dzbansky, V. V. Dvorkin, V. G. Pirogov, and N. V. Suetin, "The aligned Si nanowires growth using MW plasma enhanced CVD," *Microelectron. J.*, vol. 36, pp. 634–638, Jul. 2005.
- [102] O. Englander, D. Christensen, J. Kim, L. W. Lin, and S. J. S. Morris, "Electric-field assisted growth and self-assembly of intrinsic silicon nanowires," *Nano Lett.*, vol. 5, pp. 705–708, Apr. 2005.
- [103] M. C. McAlpine, H. Ahmad, D. W. Wang, and J. R. Heath, "Highly ordered nanowire arrays on plastic substrates for ultrasensitive flexible chemical sensors," *Nat. Mater.*, vol. 6, pp. 379–384, May 2007.
- [104] Y. K. Chang and F. C. N. Hong, "The fabrication of ZnO nanowire field-effect transistors by roll-transfer printing," *Nanotechnology*, vol. 20, p. 195302, May 2009.
- [105] A. Jong-Hyun, K. Hoon-Sik, M. Etienne, L. Keon Jae, Z. Zhengtao, K. Dae-Hyeong, G. N. Ralph, A. R. John, A. Islamshah, K. Vadim, G. T. Shawn, and D. Terrisa, "Bendable integrated circuits on plastic substrates by use of printed ribbons of single-crystalline silicon," *Appl. Phys. Lett.*, vol. 90, p. 213501, 2007.
- [106] A. Kawahara, H. Katsuki, and M. Egashira, "Fabrication of semiconductor oxide thick films by slide-off transfer printing and their NO_2 -sensing properties," *Sens. Actuators B, Chem.*, vol. 49, pp. 273–278, 1998.
- [107] H.-C. Yuan, J. Shin, G. Qin, L. Sun, P. Bhattacharya, M. G. Lagally, G. K. Celler, and Z. Ma, "Flexible photodetectors on plastic substrates by use of printing transferred single-crystal germanium membranes," *Appl. Phys. Lett.*, vol. 94, pp. 013102–013103, 2009.
- [108] Y. Cui and C. M. Lieber, "Functional nanoscale electronic devices assembled using silicon nanowire building blocks," *Science*, vol. 291, pp. 851–853, Feb. 2001.
- [109] A. Javey, S. Nam, R. S. Friedman, H. Yan, and C. M. Lieber, "Layer-by-layer assembly of nanowires for three-dimensional, multifunctional electronics," *Nano Lett.*, vol. 7, pp. 773–777, Mar. 2007.
- [110] C. A. Bower, E. Menard, and P. E. Garrou, "Transfer printing: An approach for massively parallel assembly of microscale devices," in *Proc. 58th Electron. Components Technol. Conf. (ECTC 2008)*, pp. 1105–1109.
- [111] K. J. Lee, M. J. Motala, M. A. Meitl, W. R. Childs, E. Menard, A. K. Shim, J. A. Rogers, and R. G. Nuzzo, "Large-area, selective transfer of microstructured silicon: A printing-based approach to high-performance

- thin-film transistors supported on flexible substrates," *Adv. Mater.*, vol. 17, p. 2332, Oct. 2005.
- [112] K. Heo, E. Cho, J. E. Yang, M. H. Kim, M. Lee, B. Y. Lee, S. G. Kwon, M. S. Lee, M. H. Jo, H. J. Choi, T. Hyeon, and S. Hong, "Large-scale assembly of silicon nanowire network-based devices using conventional microfabrication facilities," *Nano Lett.*, vol. 8, pp. 4523–4527, Dec. 2008.
- [113] S. A. Stauth and B. A. Parviz, "Self-assembled single-crystal silicon circuits on plastic," in *Proc. Nat. Acad. Sci. USA*, Sep., 2006, vol. 103, pp. 13922–13927.
- [114] A. Dorn, P. M. Allen, and M. G. Bawendi, "Electrically controlling and monitoring InP nanowire growth from solution," *ACS Nano*, vol. 3, pp. 3260–3265, Oct. 2009.
- [115] M. G. Kang, J. H. Ahn, J. Lee, D. H. Hwang, H. T. Kim, J. S. Rieh, D. Whang, M. H. Son, D. Ahn, Y. S. Yu, and S. W. Hwang, "Microwave characterization of a field effect transistor with dielectrophoretically-aligned single silicon nanowire," *Jpn. J. Appl. Phys.*, vol. 49, p. 4, 2010.
- [116] A. J. Baca, J. H. Ahn, Y. Sun, M. A. Meitl, E. Menard, H. S. Kim, W. M. Choi, D. H. Kim, Y. Huang, and J. A. Rogers, "Semiconductor wires and ribbons for high-performance flexible electronics," *Angewandte Chemie-Int. Ed.*, vol. 47, pp. 5524–5542, 2008.
- [117] A. J. Baca, M. A. Meitl, H. C. Ko, S. Mack, H. S. Kim, J. Y. Dong, P. M. Ferreira, and J. A. Rogers, "Printable single-crystal silicon micro/nanoscale ribbons, platelets and bars generated from bulk wafers," *Adv. Funct. Mater.*, vol. 17, pp. 3051–3062, Nov. 2007.
- [118] Z. Y. Fan, J. C. Ho, Z. A. Jacobson, R. Yerushalmi, R. L. Alley, H. Razavi, and A. Javey, "Wafer-scale assembly of highly ordered semiconductor nanowire arrays by contact printing," *Nano Lett.*, vol. 8, pp. 20–25, Jan. 2008.
- [119] D. H. Kim and J. A. Rogers, "Stretchable electronics: Materials strategies and devices," *Adv. Mater.*, vol. 20, pp. 4887–4892, Dec. 2008.
- [120] K. N. Lee, S. W. Jung, W. H. Kim, M. H. Lee, K. S. Shin, and W. K. Seong, "Well controlled assembly of silicon nanowires by nanowire transfer method," *Nanotechnology*, vol. 18, p. 445302, Nov. 2007.
- [121] J. Yoon, A. J. Baca, S. I. Park, P. Elvikis, J. B. Geddes, L. F. Li, R. H. Kim, J. L. Xiao, S. D. Wang, T. H. Kim, M. J. Motala, B. Y. Ahn, E. B. Duoss, J. A. Lewis, R. G. Nuzzo, P. M. Ferreira, Y. G. Huang, A. Rockett, and J. A. Rogers, "Ultrathin silicon solar microcells for semitransparent, mechanically flexible and microconcentrator module designs," *Nat. Mater.*, vol. 7, pp. 907–915, Nov. 2008.
- [122] D. R. Hines, V. W. Ballarotto, E. D. Williams, Y. Shao, and S. A. Solin, "Transfer printing methods for the fabrication of flexible organic electronics," *J. Appl. Phys.*, vol. 101, p. 024503, Jan. 2007.
- [123] E. Menard, K. J. Lee, D. Y. Khang, R. G. Nuzzo, and J. A. Rogers, "A printable form of silicon for high performance thin film transistors on plastic substrates," *Appl. Phys. Lett.*, vol. 84, pp. 5398–5400, 2004.
- [124] Y. G. Sun and J. A. Rogers, "Fabricating semiconductor nano/microwires and transfer printing ordered arrays of them onto plastic substrates," *Nano Lett.*, vol. 4, pp. 1953–1959, Oct. 2004.
- [125] T. H. Kim, A. Carlson, J. H. Ahn, S. M. Won, S. D. Wang, Y. G. Huang, and J. A. Rogers, "Kinetically controlled, adhesiveless transfer printing using microstructured stamps," *Appl. Phys. Lett.*, vol. 94, p. 113502, Mar. 2009.
- [126] Z. Qiang, H. Yang, L. Chen, H. Pang, Z. Ma, and W. Zhou, "Fano filters based on transferred silicon nanomembranes on plastic substrates," *Appl. Phys. Lett.*, vol. 93, no. 6, p. 061106, 2008.
- [127] A. J. Tunnell, V. W. Ballarotto, D. R. Hines, and E. D. Williams, "Vertical integration on plastic substrates using transfer printing," *Appl. Phys. Lett.*, vol. 93, p. 193113, 2008.
- [128] D. Whang, S. Jin, and C. M. Lieber, "Large-scale hierarchical organization of nanowires for functional nanosystems," *Jpn. J. Appl. Phys. 1, Reg. Papers Short Notes Rev. Papers*, vol. 43, pp. 4465–4470, Jul. 2004.
- [129] S. Jin, D. M. Whang, M. C. McAlpine, R. S. Friedman, Y. Wu, and C. M. Lieber, "Scalable interconnection and integration of nanowire devices without registration," *Nano Lett.*, vol. 4, pp. 915–919, May 2004.
- [130] S. W. Chung, J. Y. Yu, and J. R. Heath, "Silicon nanowire devices," *Appl. Phys. Lett.*, vol. 76, pp. 2068–2070, Apr. 2000.
- [131] J.-Y. Yu, S.-W. Chung, and J. R. Heath, "Silicon nanowires: Preparation, device fabrication, and transport properties," *J. Phys. Chem. B*, vol. 104, pp. 11864–11870, 2000.
- [132] E. Menard, R. G. Nuzzo, and J. A. Rogers, "Bendable single crystal silicon thin film transistors formed by printing on plastic substrates," *Appl. Phys. Lett.*, vol. 86, p. 093507, 2005.
- [133] C. Kallesoe, K. Molhave, K. F. Larsen, D. Engstrom, T. M. Hansen, P. Boggild, T. Martensson, M. Borgstrom, and L. Samuelson, "Integration, gap formation, and sharpening of III-V heterostructure nanowires by selective etching," *J. Vac. Sci. Technol. B*, vol. 28, pp. 21–26, Jan. 2010.
- [134] J. M. Spurgeon, K. E. Plass, B. M. Kayes, B. S. Brunschwig, H. A. Atwater, and N. S. Lewis, "Repeated epitaxial growth and transfer of arrays of patterned, vertically aligned, crystalline Si wires from a single Si(111) substrate," *Appl. Phys. Lett.*, vol. 93, p. 032112, Jul. 2008.
- [135] V. J. Logeeswaran, A. M. Katzenmeyer, and M. S. Islam, "Harvesting and transferring vertical pillar arrays of single crystal semiconductor devices to arbitrary substrates," *IEEE Trans. Electron Devices*, vol. 57, no. 8, pp. 1856–1864, Aug. 2010.
- [136] V. Zwiller, N. Akopian, M. van Weert, M. van Kouwen, U. Perinetti, L. Kouwenhoven, R. Algra, J. G. Rivas, E. Bakkers, G. Patriarche, L. Liu, J. C. Harmand, Y. Kobayashi, and J. Motohisa, "Optics with single nanowires," *Comptes Rendus Physique*, vol. 9, pp. 804–815, Oct. 2008.
- [137] R. X. Yan, D. Gargas, and P. D. Yang, "Nanowire photonics," *Nat. Photon.*, vol. 3, pp. 569–576, Oct. 2009.
- [138] X. F. Duan, Y. Huang, R. Agarwal, and C. M. Lieber, "Single-nanowire electrically driven lasers," *Nature*, vol. 421, pp. 241–245, Jan. 2003.
- [139] B. Tian, T. J. Kempa, and C. M. Lieber, "Single nanowire photovoltaics," *Chem. Soc. Rev.*, vol. 38, pp. 16–24, 2009.
- [140] B. M. Kayes, H. A. Atwater, and N. S. Lewis, "Comparison of the device physics principles of planar and radial p-n junction nanorod solar cells," *J. Appl. Phys.*, vol. 97, p. 114302, Jun. 2005.
- [141] W. U. Huynh, J. J. Dittmer, N. Tecler, M. D. J. Milliron, A. P. Alivisatos, and K. W. J. Barnham, "Charge transport in hybrid nanorod-polymer composite photovoltaic cells," *Phys. Rev. B*, vol. 67, p. 115326, Mar. 2003.
- [142] L. Tsakalakos, J. Balch, J. Fronheiser, M. Y. Shih, S. F. LeBoeuf, M. Pietrzykowski, P. J. Codella, B. A. Korevaar, O. Sulima, J. Rand, A. Davuluru, and U. Rapol, "Strong broadband optical absorption in silicon nanowire films," *J. NanoPhoton.*, vol. 1, p. 013552, 2007.
- [143] L. Tsakalakos, J. Balch, J. Fronheiser, B. A. Korevaar, O. Sulima, and J. Rand, "Silicon nanowire solar cells," *Appl. Phys. Lett.*, vol. 91, p. 233117, 2007.
- [144] N. P. Kobayashi, S. Y. Wang, C. Santori, and R. S. Williams, "Growth and characterization of indium phosphide single-crystal nanoneedles on microcrystalline silicon surfaces," *Appl. Phys. A, Mater. Sci. Process.*, vol. 85, pp. 1–6, Oct. 2006.
- [145] Y. L. Chueh, Z. Y. Fan, K. Takei, H. Ko, R. Kapadia, A. A. Rathore, N. Miller, K. Yu, M. Wu, E. E. Haller, and A. Javey, "Black Ge based on crystalline/amorphous core/shell nanoneedle arrays," *Nano Lett.*, vol. 10, pp. 520–523, Feb. 2010.
- [146] J.-S. Huang, C.-Y. Hsiao, S.-J. Syu, J.-J. Chao, and C.-F. Lin, "Well-aligned single-crystalline silicon nanowire hybrid solar cells on glass," *Solar Energy Mater. Solar Cells*, vol. 93, pp. 621–624, 2009.
- [147] W. Wei, X. Y. Bao, C. Soci, Y. Ding, Z. L. Wang, and D. Wang, "Direct heteroepitaxy of vertical InAs nanowires on Si substrates for broad band photovoltaics and photodetection," *Nano Lett.*, vol. 9, pp. 2926–2934, Aug. 2009.
- [148] B. Z. Tian, X. L. Zheng, T. J. Kempa, Y. Fang, N. F. Yu, G. H. Yu, J. L. Huang, and C. M. Lieber, "Coaxial silicon nanowires as solar cells and nanoelectronic power sources," *Nature*, vol. 449, p. 885, Oct. 2007.
- [149] K. Hagedorn, C. Forgacs, S. Collins, and S. Maldonado, "Design considerations for nanowire heterojunctions in solar energy conversion/storage applications," *J. Phys. Chem. C*, vol. 114, pp. 12010–12017, Jul. 2010.
- [150] J. Bae, H. Kim, X. M. Zhang, C. H. Dang, Y. Zhang, Y. J. Choi, A. Nurmikko, and Z. L. Wang, "Si nanowire metal-insulator-semiconductor photodetectors as efficient light harvesters," *Nanotechnology*, vol. 21, p. 095502, Mar. 2010.
- [151] P. Servati, A. Colli, S. Hofmann, Y. Q. Fu, P. Beecher, Z. A. K. Durrani, A. C. Ferrari, A. J. Flewitt, J. Robertson, and W. I. Milne, "Scalable silicon nanowire photodetectors," *Physica E-Low-Dimensional Syst. Nanostruct.*, vol. 38, pp. 64–66, Apr. 2007.
- [152] E. C. Garnett and P. D. Yang, "Silicon nanowire radial p-n junction solar cells," *J. Amer. Chem. Soc.*, vol. 130, p. 9224, Jul. 2008.
- [153] Y. B. Tang, Z. H. Chen, H. S. Song, C. S. Lee, H. T. Cong, H. M. Cheng, W. J. Zhang, I. Bello, and S. T. Lee, "Vertically aligned p-type single-crystalline GaN nanorod arrays on n-type Si for heterojunction photovoltaic cells," *Nano Lett.*, vol. 8, pp. 4191–4195, Dec. 2008.
- [154] C. J. Novotny, E. T. Yu, and P. K. L. Yu, "InP nanowire/polymer hybrid photodiode," *Nano Lett.*, vol. 8, pp. 775–779, Mar. 2008.

- [155] W. J. Lai, S. S. Li, C. C. Lin, C. C. Kuo, C. W. Chen, K. H. Chen, and L. C. Chen, "Near infrared photodetector based on polymer and indium nitride nanorod organic/inorganic hybrids," *Scripta Mater.*, vol. 63, pp. 653–656, Sep. 2010.
- [156] S. C. Kung, W. E. Van Der Veer, F. Yang, K. C. Donavan, and R. M. Penner, "20 μ s photocurrent response from lithographically patterned nanocrystalline cadmium selenide nanowires," *Nano Lett.*, vol. 10, pp. 1481–1485, Apr. 2010.
- [157] B. Yu, X. H. Sun, G. A. Calebotta, G. R. Dholakia, and M. Meyyappan, "One-dimensional germanium nanowires for future electronics," *J. Cluster Sci.*, vol. 17, pp. 579–597, Dec. 2006.
- [158] B. Huang, J. Hsu, C. Huang, Y. Shih, and K. Lu, "Silicon nanowire networks for the application of field effect phototransistor," *Mater. Sci. Eng. C, Biomimetic and Supramolecular Syst.*, vol. 27, pp. 1197–1200, Sep. 2007.
- [159] V. Gowrishankar, S. R. Scully, A. T. Chan, M. D. McGehee, Q. Wang, and H. M. Branz, "Exciton harvesting, charge transfer, and charge-carrier transport in amorphous-silicon nanopillar/polymer hybrid solar cells," *J. Appl. Phys.*, vol. 103, p. 064511, Mar. 2008.
- [160] A. Gin, B. Movaghar, M. Razeghi, and G. J. Brown, "Infrared detection from GaInAs/InP nanopillar arrays," *Nanotechnol.*, vol. 16, pp. 1814–1820, Sep. 2005.
- [161] J. A. Czaban, D. A. Thompson, and R. R. LaPierre, "GaAs core-shell nanowires for photovoltaic applications," *Nano Lett.*, vol. 9, pp. 148–154, Jan. 2009.
- [162] S. J. Chang, S. M. Wang, P. C. Chang, C. H. Kuo, S. J. Young, and T. P. Chen, "GaN metal-semiconductor-metal photodetectors prepared on nanorod template," *IEEE Photon. Technol. Lett.*, vol. 22, no. 9, pp. 625–627, May 2010.
- [163] S. J. Chang, C. H. Hsiao, B. W. Lan, S. C. Hung, B. R. Huang, S. J. Young, Y. C. Cheng, and S. H. Chih, "Growth of ternary ZnCdSe nanowires and the fabrication of ZnCdSe nanowire photodetectors," *Superlattices Microstruct.*, vol. 48, pp. 50–57, Jul. 2010.
- [164] M. F. Cansizoglu, R. Engelken, H. W. Seo, and T. Karabacak, "High optical absorption of indium sulfide nanorod arrays formed by glancing angle deposition," *ACS Nano*, vol. 4, p. 733, Feb. 2010.
- [165] A. D. Bugallo, M. Tchernycheva, G. Jacopin, L. Rigutti, F. H. Julien, S. T. Chou, Y. T. Lin, P. H. Tseng, and L. W. Tu, "Visible-blind photodetector based on p-i-n junction GaN nanowire ensembles," *Nanotechnology*, vol. 21, p. 315201, Aug. 2010.
- [166] J. B. K. Law and J. T. L. Thong, "Simple fabrication of a ZnO nanowire photodetector with a fast photoresponse time," *Appl. Phys. Lett.*, vol. 88, p. 133114, Mar. 2006.
- [167] L. E. Greene, M. Law, D. H. Tan, M. Montano, J. Goldberger, G. Somorjai, and P. Yang, "General route to vertical ZnO nanowire arrays using textured ZnO seeds," *Nano Lett.*, vol. 5, pp. 1231–1236, 2005.
- [168] S.-H. Jung, E. Oh, K. H. Lee, W. Park, and S. H. Jeong, "A sonochemical method for fabricating aligned ZnO nanorods," *Adv. Mater.*, vol. 19, pp. 749–753, 2007.
- [169] E. Latu-Romain, P. Gilet, P. Noel, J. Garcia, P. Ferret, M. Rosina, G. Feuillet, F. Levy, and A. Chelnokov, "A generic approach for vertical integration of nanowires," *Nanotechnology*, vol. 19, p. 345304, 2008.
- [170] A. Zhang, H. Kim, J. Cheng, and Y. H. Lo, "Ultrahigh responsivity visible and infrared detection using silicon nanowire phototransistors," *Nano Lett.*, vol. 10, pp. 2117–2120, Jun. 2010.
- [171] A. Zhang, S. F. You, C. Soci, Y. S. Liu, D. L. Wang, and Y. H. Lo, "Silicon nanowire detectors showing phototransistive gain," *Appl. Phys. Lett.*, vol. 93, p. 121110, Sep. 2008.
- [172] H. W. Seo, L. W. Tu, Q. Y. Chen, C. Y. Ho, Y. T. Lin, K. L. Wu, D. J. Jang, D. P. Norman, and N. J. Ho, "Photogated transistor of III-nitride nanorods," *Appl. Phys. Lett.*, vol. 96, p. 101114, Mar. 2010.
- [173] J. J. Wang, F. F. Cao, L. Jiang, Y. G. Guo, W. P. Hu, and L. J. Wan, "High performance photodetectors of individual InSe single crystalline nanowire," *J. Amer. Chem. Soc.*, vol. 131, p. 15602, Nov. 2009.
- [174] T. Y. Zhai, X. S. Fang, M. Y. Liao, X. J. Xu, L. Li, B. D. Liu, Y. Koide, Y. Ma, J. N. A. Yao, Y. Bando, and D. Golberg, "Fabrication of high-quality In₂Se₃ nanowire arrays toward high-performance visible-light photodetectors," *ACS Nano*, vol. 4, pp. 1596–1602, Mar. 2010.
- [175] X. Wang, J. Wang, M. J. Zhou, H. J. Zhu, H. Wang, X. D. Cui, X. D. Xiao, and Q. Li, "CdTe nanorod arrays on ITO: From microstructure to photoelectrical property," *J. Phys. Chem. C*, vol. 113, pp. 16951–16953, Oct. 2009.
- [176] M. S. Son, S. I. Im, Y. S. Park, C. M. Park, T. W. Kang, and K. H. Yoo, "Ultraviolet photodetector based on single GaN nanorod p-n junctions," *Mater. Sci. Eng. C, Biomimetic and Supramolecular Syst.*, vol. 26, pp. 886–888, Jul. 2006.
- [177] H. Pettersson, J. Tragardh, A. I. Persson, L. Landin, D. Hessman, and L. Samuelson, "Infrared photodetectors in heterostructure nanowires," *Nano Lett.*, vol. 6, pp. 229–232, Feb. 2006.
- [178] A. Persano, M. De Giorgi, A. Fiore, R. Cingolani, L. Manna, A. Cola, and R. Krahne, "Photoconduction properties in aligned assemblies of colloidal CdSe/CdS nanorods," *ACS Nano*, vol. 4, pp. 1646–1652, Mar. 2010.
- [179] S. P. Mondal and S. K. Ray, "Enhanced broadband photoresponse of Ge/CdS nanowire radial heterostructures," *Appl. Phys. Lett.*, vol. 94, p. 223119, Jun. 2009.
- [180] A. Maharjan, K. Pemasiri, P. Kumar, A. Wade, L. M. Smith, H. E. Jackson, J. M. Yarrison-Rice, A. Kogan, S. Paiman, Q. Gao, H. H. Tan, and C. Jagadish, "Room temperature photocurrent spectroscopy of single zincblende and wurtzite InP nanowires," *Appl. Phys. Lett.*, vol. 94, p. 193115, May 2009.
- [181] L. B. Luo, J. S. Jie, Z. H. Chen, X. J. Zhang, X. Fan, G. D. Yuan, Z. B. He, W. F. Zhang, W. J. Zhang, and S. T. Lee, "Photoconductive properties of selenium nanowire photodetectors," *J. Nanosci. Nanotechnol.*, vol. 9, pp. 6292–6298, Nov. 2009.
- [182] C. J. Kim, H. S. Lee, Y. J. Cho, K. Kang, and M. H. Jo, "Diameter-dependent internal gain in ohmic Ge nanowire photodetectors," *Nano Lett.*, vol. 10, pp. 2043–2048, Jun. 2010.
- [183] C. Y. Yan, N. Singh, H. Cai, C. L. Gan, and P. S. Lee, "Network-enhanced photoresponse time of Ge nanowire photodetectors," *ACS Appl. Mater. Interfaces*, vol. 2, pp. 1794–1797, Jul. 2010.
- [184] M. I. Khan, X. Wang, X. Y. Jing, K. N. Bozhilov, and C. S. Ozkan, "Study of a single InSb nanowire fabricated via DC electrodeposition in porous templates," *J. Nanosci. Nanotechnol.*, vol. 9, pp. 2639–2644, Apr. 2009.
- [185] D. Joung, M. Arif, S. Biswas, S. Kar, S. Santra, and S. I. Khondaker, "The electronic transport properties of ternary Cd_{1-x}Zn_xS nanowire networks," *Nanotechnology*, vol. 20, p. 445204, Nov. 2009.
- [186] Y. Gu, E. S. Kwak, J. L. Lensch, J. E. Allen, T. W. Odom, and L. J. Lauhon, "Near-field scanning photocurrent microscopy of a nanowire photodetector," *Appl. Phys. Lett.*, vol. 87, p. 043115, Jul. 2005.
- [187] L. Y. Cao, J. S. Park, P. Y. Fan, B. Clemens, and M. L. Brongersma, "Resonant germanium nanoantenna photodetectors," *Nano Lett.*, vol. 10, pp. 1229–1233, Apr. 2010.
- [188] H. F. Bao, X. Q. Cui, C. M. Li, Y. Gan, J. Zhang, and J. Guo, "Photo-switchable semiconductor bismuth sulfide (Bi₂S₃) nanowires and their self-supported nanowire arrays," *J. Phys. Chem. C*, vol. 111, pp. 12279–12283, Aug. 2007.
- [189] J. Wang, M. S. Gudiksen, X. Duan, Y. Cui, and C. M. Lieber, "Highly polarized photoluminescence and photodetection from single indium phosphide nanowires," *Science*, vol. 293, pp. 1455–1457, Aug. 2001.
- [190] N. P. Kobayashi, V. J. Logeeswaran, M. S. Islam, X. M. Li, J. Straznicky, S. Y. Wang, R. S. Williams, and Y. Chen, "Hydrogenated microcrystalline silicon electrodes connected by indium phosphide nanowires," *Appl. Phys. Lett.*, vol. 91, p. 113116, Sep. 2007.
- [191] K. Rush, S. Draving, and J. Kerley, "Characterizing high-speed oscilloscopes," *IEEE Spectr.*, vol. 27, no. 9, pp. 38–39, Sep. 1990.
- [192] S. Grego, K. H. Gilchrist, J.-Y. Kim, M.-K. Kwon, and M. S. Islam, "Waveguide-integrated nanowire photoconductors on a non-single crystal surface," in *Proc. SPIE—Nanoepitaxy: Homo- and Heterogeneous Synth., Characteriz., Device Integr. Nanomater. I*, vol. 7406, San Diego, CA, 2009, p. 74060B-9.
- [193] S. Grego, K. H. Gilchrist, J.-Y. Kim, M.-K. Kwon, and M. S. Islam, "Nanowire-based devices combining light guiding and photodetection," *Appl. Phys. A, Mater. Sci. Process.*, submitted for publication.
- [194] F. Y. Wu, V. J. Logeeswaran, M. S. Islam, D. A. Horsley, R. G. Walmsley, S. Mathai, D. Hough, M. R. T. Tan, and S. Y. Wang, "Integrated receiver architectures for board-to-board free-space optical interconnects," *Appl. Physics A, Mater. Sci. Process.*, vol. 95, pp. 1079–1088, Jun. 2009.
- [195] J. W. Goodman, F. J. Leonberger, K. Sun-Yuan, and R. A. Athale, "Optical interconnections for VLSI systems," in *Proc. IEEE*, Jul., 1984, vol. 72, no. 7, pp. 850–866.
- [196] M. Haurylau, C. Hui, Z. Jidong, C. Guoqing, N. A. Nelson, D. H. Albonese, E. G. Friedman, and P. M. Fauchet, "On-chip optical interconnect roadmap: challenges and critical directions," in *Proc. 2nd IEEE Int. Conf. Group IV Photon.*, 2005, pp. 17–19.

- [197] I. Hosako and N. Hiromoto, "A novel wave-guide Ge:Ga photoconductor," in *Proc. Conf. Dig. 2004 Joint 29th Int. Conf. Infrared Millimeter Waves 12th Int. Conf. Terahertz Electron.*, pp. 341–342.
- [198] S. Chandrasekhar, J. C. Campbell, A. G. Dentai, and G. J. Qua, "Monolithic integrated waveguide photodetector," *Electron. Lett.*, vol. 23, pp. 501–502, 1987.
- [199] X. L. Hu, C. W. Holzwarth, D. Masciarelli, E. A. Dauler, and K. K. Berggren, "Efficiently coupling light to superconducting nanowire single-photon detectors," *IEEE Trans. Appl. Supercond.*, vol. 19, no. 3, pp. 336–340, Jun. 2009.
- [200] D. E. Chang, A. S. Sorensen, P. R. Hemmer, and M. D. Lukin, "Strong coupling of single emitters to surface plasmons," *Phys. Rev. B*, vol. 76, p. 035420, Jul. 2007.
- [201] Z. X. Zhang, H. J. Yuan, Y. Gao, J. X. Wang, D. F. Liu, J. Shen, L. F. Liu, W. Y. Zhou, S. S. Xie, X. Wang, X. Zhu, Y. C. Zhao, and L. F. Sun, "Large-scale synthesis and optical behaviors of ZnO tetrapods," *Appl. Phys. Lett.*, vol. 90, p. 153116, Apr. 2007.
- [202] H. Yamada, M. Shirane, T. Chu, H. Yokoyama, S. Ishida, and Y. Arakawa, "Nonlinear-optic silicon-nanowire waveguides," *Jpn. J. Appl. Phys. 1, Reg. Papers Brief Commun. Rev. Papers*, vol. 44, pp. 6541–6545, Sep. 2005.
- [203] X. A. Wang, A. L. Pan, D. Liu, B. S. Zou, and X. Zhu, "Comparison of the optical waveguide behaviors of Se-doped and undoped CdS nanoribbons by using near-field optical microscopy," *J. Nanosci. Nanotechnol.*, vol. 9, pp. 978–981, Feb. 2009.
- [204] D. J. Sirbully, M. Law, P. Pauzauskie, H. Q. Yan, A. V. Maslov, K. Knutsen, C. Z. Ning, R. J. Saykally, and P. D. Yang, "Optical routing and sensing with nanowire assemblies," in *Proc. Nat. Acad. Sci. USA*, May 2005, vol. 102, pp. 7800–7805.
- [205] B. A. Daniel and G. P. Agrawal, "Vectorial nonlinear propagation in silicon nanowire waveguides: polarization effects," *J. Opt. Soc. Amer. B, Opt. Phys.*, vol. 27, pp. 956–965, May 2010.
- [206] S. M. Gao, Z. Q. Li, and X. Z. Zhang, "Power-attenuated optimization for four-wave mixing-based wavelength conversion in silicon nanowire waveguides," *J. Electromagn. Waves Appl.*, vol. 24, pp. 1255–1265, 2010.
- [207] T. Voss, G.T. Svacha, E. Mazur, S. Muller, and C. Ronning, "The influence of local heating by nonlinear pulsed laser excitation on the transmission characteristics of a ZnO nanowire waveguide," *Nanotechnology*, vol. 20, p. 095702, Mar. 2009.
- [208] Y. Fedutik, V. Temnov, U. Woggon, E. Ustinovich, and M. Artemyev, "Exciton-plasmon interaction in a composite metal-insulator-semiconductor nanowire system," *J. Amer. Chem. Soc.*, vol. 129, pp. 14939–14945, Dec. 2007.
- [209] R. F. Oulton, V. J. Sorger, D. A. Genov, D. F. P. Pile, and X. Zhang, "A hybrid plasmonic waveguide for subwavelength confinement and long-range propagation," *Nat. Photon.*, vol. 2, pp. 496–500, Aug. 2008.
- [210] J. J. Li and N. Engheta, "Core-shell nanowire optical antennas fed by slab waveguides," *IEEE Trans. Antennas Propag.*, vol. 55, no. 11, pp. 3018–3026, Nov. 2007.
- [211] R. S. Chen, S. W. Wang, Z. H. Lan, J. T. H. Tsai, C. T. Wu, L. C. Chen, K. H. Chen, Y. S. Huang, and C. C. Chen, "On-chip fabrication of well-aligned and contact-barrier-free GaN nanobridge devices with ultrahigh photocurrent responsivity," *Small*, vol. 4, pp. 925–929, 2008.
- [212] H. Kim, A. Zhang, J. Cheng, and Y.-H. Lo, "High-sensitivity visible and IR (1550nm) Si nanowire photodetectors," in *Proc. SPIE—Quantum Sens. Nanophoton. Devices VII*, San Francisco, CA, 2010, vol. 7608, p. 76082F.
- [213] Q. Tang, T. I. Kamins, X. Liu, D. E. Grupp, and J. S. Harris, "In situ p-n junctions and gated devices in titanium-silicide nucleated Si nanowires," *Electrochem. Solid-State Lett.*, vol. 8, p. G204-G208, 2005.
- [214] E. Garnett, W. Liang, and P. Yang, "Growth and electrical characteristics of platinum-nanoparticle-catalyzed silicon nanowires," *Adv. Mater.*, vol. 19, pp. 2946–2950, 2007.
- [215] D. E. Perea, E. R. Hemesath, E.J. Schwabach, J.L. Lensch-Falk, P.W. Voorhees, and L.J. Lauhon, "Direct measurement of dopant distribution in an individual vapour-liquid-solid nanowire," *Nat. Nanotechnol.*, vol. 4, pp. 315–319, 2009.
- [216] Y. Cui, Z. Zhong, D. Wang, W. U. Wang, and C. M. Lieber, "High performance silicon nanowire field effect transistors," *Nano Lett.*, vol. 3, pp. 149–152, 2003.
- [217] S. Rivillon, F. Amy, Y. J. Chabal, and M. M. Frank, "Gas phase chlorination of hydrogen-passivated silicon surfaces," *Appl. Phys. Lett.*, vol. 85, pp. 2583–2585, 2004.
- [218] R.-S. Chen, H.-Y. Chen, C.-Y. Lu, K.-H. Chen, C.-P. Chen, L.-C. Chen, and Y.-J. Yang, "Ultrahigh photocurrent gain in m-axial GaN nanowires," *Appl. Phys. Lett.*, vol. 91, pp. 223106-1–223106-3, 2007.
- [219] L. Hu and G. Chen, "Analysis of optical absorption in silicon nanowire arrays for photovoltaic applications," *Nano Lett.*, vol. 7, pp. 3249–3252, 2007.
- [220] I. Kimukin, M. S. Islam, and R.S. Williams, "Surface depletion thickness of p-doped silicon nanowires grown using metal-catalysed chemical vapour deposition," *Nanotechnology*, vol. 17, p. S240, 2006.
- [221] O. L. Muskens, J. G. Rivas, R. E. Algra, E. P. A. M. Bakkers, and A. Lagendijk, "Design of light scattering in nanowire materials for photovoltaic applications," *Nano Lett.*, vol. 8, pp. 2638–2642, 2008.
- [222] O. L. Muskens, S. L. Diedenhofen, B. C. Kaas, R. E. Algra, E. P. A. M. Bakkers, J. G. Rivas, and A. Lagendijk, "Large photonic strength of highly tunable resonant nanowire materials," *Nano Lett.*, vol. 9, pp. 930–934, Mar. 2009.
- [223] O. L. Muskens, M. T. Borgstrom, E. P. A. M. Bakkers, and J. G. Rivas, "Giant optical birefringence in ensembles of semiconductor nanowires," *Appl. Phys. Lett.*, vol. 89, p. 233117, Dec. 2006.
- [224] H. E. Ruda and A. Shik, "Polarization-sensitive optical phenomena in thick semiconducting nanowires," *J. Appl. Phys.*, vol. 100, pp. 024314–024316, 2006.
- [225] Z. Fan, P.-C. Chang, J. G. Lu, E.C. Walter, R. M. Penner, C.-H. Lin, and H. P. Lee, "Photoluminescence and polarized photodetection of single ZnO nanowires," *Appl. Phys. Lett.*, vol. 85, pp. 6128–6130, 2004.
- [226] Y. Ahn, J. Dunning, and J. Park, "Scanning photocurrent imaging and electronic band studies in silicon nanowire field effect transistors," *Nano Lett.*, vol. 5, pp. 1367–1370, 2005.
- [227] S. Lal, S. Link, and N. J. Halas, "Nano-optics from sensing to waveguiding," *Nat. Photon.*, vol. 1, pp. 641–648, Nov. 2007.
- [228] M. Jestl, A. Kock, W. Beinstingl, and E. Gornik, "Polarization-selective and wavelength-selective photodetectors," *J. Opt. Soc. Amer. A, Opt. Imag. Sci. Vis.*, vol. 5, pp. 1581–1584, Sep. 1988.
- [229] T. Y. Zhai, X. S. Fang, M. Y. Liao, X. J. Xu, H. B. Zeng, B. Yoshio, and D. Golberg, "A comprehensive review of one-dimensional metal-oxide nanostructure photodetectors," *Sensors*, vol. 9, pp. 6504–6529, Aug. 2009.
- [230] L. Vayssieres, "Growth of arrayed nanorods and nanowires of ZnO from aqueous solutions," *Adv. Mater.*, vol. 15, pp. 464–466, 2003.
- [231] Y. J. Xing, Z. H. Xi, X. D. Zhang, J. H. Song, R. M. Wang, J. Xu, Z. Q. Xue, and D. P. Yu, "Nanotubular structures of zinc oxide," *Solid State Commun.*, vol. 129, pp. 671–675, 2004.
- [232] Y. Zeng, T. Zhang, M. Yuan, M. Kang, G. Lu, R. Wang, H. Fan, Y. He, and H. Yang, "Growth and selective acetone detection based on ZnO nanorod arrays," *Sens. Actuators B, Chem.*, vol. 143, pp. 93–98, 2009.
- [233] T.-J. Hsueh, C.-L. Hsu, S.-J. Chang, and I. C. Chen, "Laterally grown ZnO nanowire ethanol gas sensors," *Sens. Actuators B, Chem.*, vol. 126, pp. 473–477, 2007.
- [234] Y. Zhang, K. Yu, D. Jiang, Z. Zhu, H. Geng, and L. Luo, "Zinc oxide nanorod and nanowire for humidity sensor," *Appl. Surf. Sci.*, vol. 242, pp. 212–217, 2005.
- [235] A. B. F. Martinson, J. W. Elam, J. T. Hupp, and M. J. Pellin, "ZnO nanotube based dye-sensitized solar cells," *Nano Lett.*, vol. 7, pp. 2183–2187, 2007.
- [236] T. P. Chou, Q. Zhang, and G. Cao, "Effects of dye loading conditions on the energy conversion efficiency of ZnO and TiO₂ dye-sensitized solar cells," *J. Phys. Chem. C*, vol. 111, pp. 18804–18811, 2007.
- [237] Pasquier, A. Du, H. H. Chen, and Y. C. Lu, "Dye sensitized solar cells using well-aligned zinc oxide nanotip arrays," *Appl. Phys. Lett.*, vol. 89, p. 253513, Dec. 2006.
- [238] M. S. Arnold, P. Avouris, Z. W. Pan, and Z. L. Wang, "Field-effect transistors based on single semiconducting oxide nanobelts," *J. Phys. Chem. B*, vol. 107, pp. 659–663, 2002.
- [239] Z. Y. Fan, D. W. Wang, P. C. Chang, W. Y. Tseng, and J. G. Lu, "ZnO nanowire field-effect transistor and oxygen sensing property," *Appl. Phys. Lett.*, vol. 85, pp. 5923–5925, Dec. 2004.
- [240] J. X. Wang, X. W. Sun, A. Wei, Y. Lei, X. P. Cai, C. M. Li, and Z. L. Dong, "Zinc oxide nanocomb biosensor for glucose detection," *Appl. Phys. Lett.*, vol. 88, p. 233106, Jun. 2006.
- [241] H. Kind, H. Yan, B. Messer, M. Law, and P. Yang, "Nanowire ultraviolet photodetectors and optical switches," *Adv. Mater.*, vol. 14, pp. 158–160, 2002.
- [242] Roche, and Y. W. Heo, B. S. Kang, L. C. Tien, D. P. Norton, F. Ren, J. R. La, and S. J. Pearton, "UV photoresponse of single ZnO nanowires," *Appl. Phys. A, Mater. Sci. Process.*, vol. 80, pp. 497–499, 2005.

- [243] Y. Jin, J. Wang, B. Sun, J. C. Blakesley, and N. C. Greenham, "Solution-processed ultraviolet photodetectors based on colloidal ZnO nanoparticles," *Nano Lett.*, vol. 8, pp. 1649–1653, 2008.
- [244] D. Park and K. Yong, "Photoconductivity of vertically aligned ZnO nanoneedle array," *J. Vac. Sci. Technol. B, Microelectron. Nanometer Struct.*, vol. 26, pp. 1933–1936, 2008.
- [245] J.-M. Wu and C.-H. Kuo, "Ultraviolet photodetectors made from SnO₂ nanowires," *Thin Solid Films*, vol. 517, pp. 3870–3873, 2009.
- [246] P. Feng, J. Y. Zhang, Q. Wan, and T. H. Wang, "Photocurrent characteristics of individual ZnGa₂O₄ nanowires," *J. Appl. Phys.*, vol. 102, p. 074309, Oct. 2007.
- [247] P. Feng, J. Y. Zhang, Q. H. Li, and T. H. Wang, "Individual beta-Ga₂O₃ nanowires as solar-blind photodetectors," *Appl. Phys. Lett.*, vol. 88, p. 153107, Apr. 2006.
- [248] H. Zhu, C. X. Shan, L. K. Wang, J. Zheng, J. Y. Zhang, B. Yao, and D. Z. Shen, "Metal-oxide semiconductor structured MgZnO ultraviolet photodetector with high internal gain," *J. Phys. Chem. C*, vol. 114, pp. 7169–7172, 2001.
- [249] J. Park, E. Lee, K. W. Lee, and C. E. Lee, "Electrical transport and quasipersistent photocurrent in vanadium oxide nanowire networks," *Appl. Phys. Lett.*, vol. 89, p. 183114, Oct. 2006.
- [250] D. Zhang, C. Li, S. Han, X. Liu, T. Tang, W. Jin, and C. Zhou, "Ultraviolet photodetection properties of indium oxide nanowires," *Appl. Phys. A, Mater. Sci. Process.*, vol. 77, pp. 163–166, 2003.
- [251] Y. W. Wang, L. D. Zhang, G. Z. Wang, X. S. Peng, Z. Q. Chu, and C. H. Liang, "Catalytic growth of semiconducting zinc oxide nanowires and their photoluminescence properties," *J. Cryst. Growth*, vol. 234, pp. 171–175, 2002.
- [252] A. Gruzintsev, A. Red'kin, E. Yakimov, Z. Makovei, C. Barthou, and P. Benalloul, "Luminescence of CVD ZnO nanocrystals of different shapes," *Inorg. Mater.*, vol. 42, pp. 508–514, 2006.
- [253] Z. Y. Fan, D. Dutta, C. J. Chien, H. Y. Chen, E. C. Brown, P. C. Chang, and J. G. Lu, "Electrical and photoconductive properties of vertical ZnO nanowires in high density arrays," *Appl. Phys. Lett.*, vol. 89, p. 213110, Nov. 2006.
- [254] S. Liang, H. Sheng, Y. Liu, Z. Huo, Y. Lu, and H. Shen, "ZnO Schottky ultraviolet photodetectors," *J. Cryst. Growth*, vol. 225, pp. 110–113, 2001.
- [255] D. Basak, G. Amin, B. Mallik, G. K. Paul, and S. K. Sen, "Photoconductive UV detectors on sol-gel-synthesized ZnO films," *J. Cryst. Growth*, vol. 256, pp. 73–77, 2003.
- [256] R. Ghosh, B. Mallik, and D. Basak, "Dependence of photoconductivity on the crystallite orientations and porosity of polycrystalline ZnO films," *Appl. Phys. A, Mater. Sci. Process.*, vol. 81, pp. 1281–1284, 2005.
- [257] Q. H. Li, T. Gao, Y. G. Wang, and T. H. Wang, "Adsorption and desorption of oxygen probed from ZnO nanowire films by photocurrent measurements," *Appl. Phys. Lett.*, vol. 86, p. 123117, Mar. 2005.
- [258] P. Feng, X. Y. Xue, Y. G. Liu, Q. Wan, and T. H. Wang, "Achieving fast oxygen response in individual beta-Ga₂O₃ nanowires by ultraviolet illumination," *Appl. Phys. Lett.*, vol. 89, p. 112114, Sep. 2006.
- [259] J. D. Prades, R. Jimenez-Diaz, F. Hernandez-Ramirez, L. Fernandez-Romero, T. Andreu, A. Cirera, A. Romano-Rodriguez, A. Cornet, J. R. Morante, S. Barth, and S. Mathur, "Toward a systematic understanding of photodetectors based on individual metal oxide nanowires," *J. Phys. Chem. C*, vol. 112, pp. 14639–14644, 2008.
- [260] W. U. Huynh, J. J. Dittmer, and A. P. Alivisatos, "Hybrid nanorod-polymer solar cells," *Science*, vol. 295, pp. 2425–2427, Mar. 2002.
- [261] A. P. Nayak, A. M. Katzenmeyer, J.-Y. Kim, M. K. Kwon, Y. Gosh, and M. S. Islam, "Purely sonochemical route for oriented zinc oxide nanowire growth on arbitrary substrate," in *Proc. SPIE—Energy Harvest. Storage: Mater., Devices, Appl.*, Florida, FL, 2010, vol. 7683, p. 768312.
- [262] G. Konstantatos, I. Howard, A. Fischer, S. Hoogland, J. Clifford, E. Klem, L. Levina, and E. H. Sargent, "Ultrasensitive solution-cast quantum dot photodetectors," *Nature*, vol. 442, pp. 180–183, 2006.
- [263] R. B. Peterson, C. L. Fields, and B. A. Gregg, "Epitaxial chemical deposition of ZnO nanocolumns from NaOH solutions," *Langmuir*, vol. 20, pp. 5114–5118, 2004.
- [264] B. S. Kang, S. J. Pearton, and F. Ren, "Low temperature (<100 °C) patterned growth of ZnO nanorod arrays on Si," *Appl. Phys. Lett.*, vol. 90, p. 083104, Feb. 2007.
- [265] L. E. Greene, M. Law, J. Goldberger, F. Kim, J. C. Johnson, Y. Zhang, R. J. Saykally, and P. Yang, "Low-temperature wafer-scale production of ZnO nanowire arrays," *Angewandte Chemie*, vol. 115, pp. 3139–3142, 2003.
- [266] C. Y. Chang, F. C. Tsao, C. J. Pan, G. C. Chi, H. T. Wang, J. J. Chen, F. Ren, D. P. Norton, S. J. Pearton, K. H. Chen, and L. C. Chen, "Electroluminescence from ZnO nanowire/polymer composite p-n junction," *Appl. Phys. Lett.*, vol. 88, p. 173503, Apr. 2006.
- [267] L. E. Greene, B. D. Yuhas, M. Law, D. Zitoun, and P. Yang, "Solution-grown zinc oxide nanowires," *Inorg. Chem.*, vol. 45, pp. 7535–7543, 2006.
- [268] C. Ye, X. Fang, Y. Hao, X. Teng, and L. Zhang, "Zinc oxide nanostructures: Morphology derivation and evolution," *J. Phys. Chem. B*, vol. 109, pp. 19758–19765, 2005.
- [269] B. Xiang, P. Wang, X. Zhang, S. A. Dayeh, D. P. R. Aplin, C. Soci, D. Yu, and D. Wang, "Rational synthesis of p-type zinc oxide nanowire arrays using simple chemical vapor deposition," *Nano Lett.*, vol. 7, pp. 323–328, 2006.
- [270] D. Whang, S. Jin, and C. M. Lieber, "Nanolithography using hierarchically assembled nanowire masks," *Nano Lett.*, vol. 3, pp. 951–954, Jul. 2003.
- [271] C. S. Lao, J. Liu, P. Gao, L. Zhang, D. Davidovic, R. Tummala, and Z. L. Wang, "ZnO nanobelt/nanowire Schottky diodes formed by dielectrophoresis alignment across Au electrodes," *Nano Lett.*, vol. 6, pp. 263–266, 2006.
- [272] S. W. Lee, M. C. Jeong, J. M. Myoung, G. S. Chae, and I. J. Chung, "Magnetic alignment of ZnO nanowires for optoelectronic device applications," *Appl. Phys. Lett.*, vol. 90, p. 133115, Mar. 2007.
- [273] T. Kuykendall, P. J. Pauzauskie, Y. Zhang, J. Goldberger, D. Sribuly, J. Denlinger, and P. Yang, "Crystallographic alignment of high-density gallium nitride nanowire arrays," *Nat. Mater.*, vol. 3, pp. 524–528, 2004.
- [274] M. Tanase, L. A. Bauer, A. Hultgren, D. M. Silevitch, L. Sun, D. H. Reich, P. C. Searson, and G. J. Meyer, "Magnetic alignment of fluorescent nanowires," *Nano Lett.*, vol. 1, pp. 155–158, 2001.
- [275] Y.-K. Kim, S. J. Park, J. P. Koo, G. T. Kim, S. Hong, and J. S. Ha, "Control of adsorption and alignment of V₂O₅ nanowires via chemically functionalized patterns," *Nanotechnol.*, vol. 18, p. 015304, 2007.
- [276] Y. Liu, Z. Zhang, H. Xu, L. Zhang, Z. Wang, W. Li, L. Ding, Y. Hu, M. Gao, Q. Li, and L.-M. Peng, "Visible light response of unintentionally doped ZnO nanowire field effect transistors," *J. Phys. Chem. C*, vol. 113, pp. 16796–16801, 2009.
- [277] P.-J. Li, Z.-M. Liao, X.-Z. Zhang, X.-J. Zhang, H.-C. Zhu, J.-Y. Gao, K. Laurent, Y. Leprince-Wang, N. Wang, and D.-P. Yu, "Electrical and photoresponse properties of an intramolecular p-n homojunction in single phosphorus-doped ZnO nanowires," *Nano Lett.*, vol. 9, pp. 2513–2518, 2009.
- [278] K. Wang, J. Chen, W. Zhou, Y. Zhang, Y. Yan, J. Pern, and A. Mascarenhas, "Direct growth of highly mismatched type II ZnO/ZnSe core/shell nanowire arrays on transparent conducting oxide substrates for solar cell applications," *Adv. Mater.*, vol. 20, pp. 3248–3253, 2008.
- [279] Y. Zhang, Wang, and A. Mascarenhas, "Quantum coaxial cables for solar energy harvesting," *Nano Lett.*, vol. 7, pp. 1264–1269, 2007.
- [280] J. G. Ok, S. H. Tawfick, K. A. Juggernaut, K. Sun, Y. Zhang, and A. J. Hart, "Electrically addressable hybrid architectures of zinc oxide nanowires grown on aligned carbon nanotubes," *Adv. Function. Mater.*, vol. 20, pp. 2470–2480, 2010.
- [281] D. D. Lin, H. Wu, W. Zhang, H. P. Li, and W. Pan, "Enhanced UV photoresponse from heterostructured Ag-ZnO nanowires," *Appl. Phys. Lett.*, vol. 94, p. 172103, Apr. 2009.
- [282] W. L. Barnes, A. Dereux, and T. W. Ebbesen, "Surface plasmon sub-wavelength optics," *Nature*, vol. 424, pp. 824–830, Aug. 2003.
- [283] M. Dragoman and D. Dragoman, "Plasmonics: Applications to nanoscale terahertz and optical devices," *Prog. Quantum Electron.*, vol. 32, pp. 1–41, 2008.
- [284] G. Veronis, S. E. Kocabas, D. A. B. Miller, and S. H. Fan, "Modeling of plasmonic waveguide components and networks," *J. Comput. Theoret. NanoSci.*, vol. 6, pp. 1808–1826, Aug. 2009.
- [285] G. Veronis, Z. F. Yu, S. E. Kocabas, D. A. B. Miller, M. L. Brongersma, and S. H. Fan, "Metal-dielectric-metal plasmonic waveguide devices for manipulating light at the nanoscale," *Chin. Opt. Lett.*, vol. 7, pp. 302–308, Apr. 2009.
- [286] S. A. Maier, P. G. Kik, and H. A. Atwater, "Optical pulse propagation in metal nanoparticle chain waveguides," *Phys. Rev. B*, vol. 67, p. 205402, May 2003.
- [287] S. A. Maier, M. L. Brongersma, P. G. Kik, S. Meltzer, A. A. G. Requicha, B. E. Koel, and H. A. Atwater, "Plasmonics—A route to nanoscale optical devices," *Adv. Mater.*, vol. 13, no. 19, pp. 1501–1505, 2001.

- [288] E. Devaux, T. W. Ebbesen, J. C. Weeber, and A. Dereux, "Launching and decoupling surface plasmons via micro-gratings," *Appl. Phys. Lett.*, vol. 83, pp. 4936–4938, Dec. 2003.
- [289] S. E. Kocabas, G. Veronis, D. A. B. Miller, and S. H. Fan, "Transmission line and equivalent circuit models for plasmonic waveguide components," *IEEE J. Sel. Topics Quantum Electron.*, vol. 14, pp. 1462–1472, Nov./Dec. 2008.
- [290] J. Takahara, S. Yamagishi, H. Taki, A. Morimoto, and T. Kobayashi, "Guiding of a one-dimensional optical beam with nanometer diameter," *Opt. Lett.*, vol. 22, pp. 475–477, Apr. 1997.
- [291] S. Collin, F. Pardo, R. Teissier, and J. L. Pelouard, "Efficient light absorption in metal-semiconductor-metal nanostructures," *Appl. Phys. Lett.*, vol. 85, pp. 194–196, Jul. 2004.
- [292] S. Collin, F. Pardo, and J. L. Pelouard, "Resonant-cavity-enhanced sub-wavelength metal-semiconductor-metal photodetector," *Appl. Phys. Lett.*, vol. 83, pp. 1521–1523, Aug. 2003.
- [293] A. L. Pyayt, B. Wiley, Y. N. Xia, A. Chen, and L. Dalton, "Integration of photonic and silver nanowire plasmonic waveguides," *Nat. Nanotechnol.*, vol. 3, pp. 660–665, Nov. 2008.
- [294] M. Hegg and L. Y. Lin, "Near-field photodetection with high spatial resolution by nanocrystal quantum dots," *Opt. Exp.*, vol. 15, pp. 17163–17170, Dec. 2007.
- [295] A. L. Falk, F. H. L. Koppens, C. L. Yu, K. Kang, N. D. Snapp, A. V. Akimov, M. H. Jo, M. D. Lukin, and H. Park, "Near-field electrical detection of optical plasmons and single-plasmon sources," *Nat. Phys.*, vol. 5, pp. 475–479, Jul. 2009.
- [296] J. Y. Lou, L. M. Tong, and Z. Z. Ye, "Modeling of silica nanowires for optical sensing," *Opt. Exp.*, vol. 13, pp. 2135–2140, Mar. 2005.
- [297] T. M. Rumke, J. A. Sanchez-Gil, O. L. Muskens, M. T. Borgstrom, E. P. A. M. Bakkers, and J. G. Rivas, "Local and anisotropic excitation of surface plasmon polaritons by semiconductor nanowires," *Opt. Exp.*, vol. 16, pp. 5013–5021, Mar. 2008.
- [298] H. Yan, S. H. Park, G. Finkelstein, J. H. Reif, and T. H. LaBean, "DNA-templated self-assembly of protein arrays and highly conductive nanowires," *Science*, vol. 301, pp. 1882–1884, Sep. 2003.
- [299] J. Richter, M. Mertig, W. Pompe, I. Monch, and H. K. Schackert, "Construction of highly conductive nanowires on a DNA template," *Appl. Phys. Lett.*, vol. 78, pp. 536–538, Jan. 22, 2001.
- [300] M. S. Islam, S. Murthy, T. Itoh, M. C. Wu, D. Novak, R. B. Waterhouse, D. L. Sivco, and A. Y. Cho, "Velocity-matched distributed photodetectors and balanced photodetectors with p-i-n photodiodes," *IEEE Trans. Microw. Theory Tech.*, vol. 49, no. 10, pp. 1914–1920, Oct. 2001.
- [301] O. L. Muskens, S. L. Diedenhofen, M. H. M. van Weert, M. T. Borgstrom, E. P. A. M. Bakkers, and J. G. Rivas, "Epitaxial growth of aligned semiconductor nanowire metamaterials for photonic applications," *Adv. Funct. Mater.*, vol. 18, pp. 1039–1046, Apr. 2008.
- [302] V. J. Logeeswaran, A. N. Stameroff, M. S. Islam, W. Wu, A. M. Bratkovsky, P. J. Kuekes, S. Y. Wang, and R. S. Williams, "Switching between positive and negative permeability by photoconductive coupling for modulation of electromagnetic radiation," *Appl. Phys. A, Mater. Sci. Process.*, vol. 87, pp. 209–216, May 2007.
- [303] R. S. Friedman, M. C. McAlpine, D. S. Ricketts, D. Ham, and C. M. Lieber, "High-speed integrated nanowire circuits," *Nature*, vol. 434, pp. 1085–1085, Apr. 2005.
- [304] S. Nam, X. C. Jiang, Q. H. Xiong, D. Ham, and C. M. Lieber, "Vertically integrated, three-dimensional nanowire complementary metal-oxide-semiconductor circuits," in *Proc. Nat. Acad. Sci. USA.*, Dec. 2009, vol. 106, pp. 21035–21038.
- [305] L. Guo, M. G. Fu, Y. Q. Wan, and J. W. Zhong, "Tetrapod-shaped ZnO whiskers: Preparation and microwave absorption behaviors," *Chin. J. Inorg. Chem.*, vol. 23, pp. 1251–1254, Jul. 2007.
- [306] S.K. Das, M. Bock, C. O'Neill, R. Grunwald, K. M. Lee, H.W. Lee, S. Lee, and F. Rotermund, "Efficient second harmonic generation in ZnO nanorod arrays with broadband ultrashort pulses," *Appl. Phys. Lett.*, vol. 93, p. 181112, Nov. 2008.
- [307] R. R. He, D. Gao, R. Fan, A. I. Hochbaum, C. Carraro, R. Maboudian, and P. D. Yang, "Si nanowire bridges in microtrenches: Integration of growth into device fabrication," *Adv. Mater.*, vol. 17, p. 2098, Sep. 2005.
- [308] O. Englander, D. Christensen, and L.W. Lin, "Local synthesis of silicon nanowires and carbon nanotubes on microbridges," *Appl. Phys. Lett.*, vol. 82, pp. 4797–4799, Jun. 2003.
- [309] S. Reza, G. Bosman, M. S. Islam, T. I. Kamins, S. Sharma, and R. S. Williams, "Noise in silicon nanowires," *IEEE Trans. Nanotechnol.*, vol. 5, no. 5, pp. 523–529, Sep. 2006.
- [310] M. D. Kelzenberg, S. W. Boettcher, J. A. Petykiewicz, D. B. Turner-Evans, M. C. Putnam, E. L. Warren, J. M. Spurgeon, R. M. Briggs, N. S. Lewis, and H. A. Atwater, "Enhanced absorption and carrier collection in Si wire arrays for photovoltaic applications," *Nat. Mater.*, vol. 9, pp. 239–244, Mar. 2010.
- [311] G. Beadie, W. S. Rabinovich, A. E. Wickenden, D. D. Koleske, S. C. Binari, and J.A. Freitas, "Persistent photoconductivity in n-type GaN," *Appl. Phys. Lett.*, vol. 71, pp. 1092–1094, Aug. 1997.
- [312] A. Bonfiglio, G. Traetta, M. Lomascolo, A. Passaseo, and R. Cingolani, "Origin of persistent photocurrent in GaN/AlGaIn multiquantum wells," *J. Appl. Phys.*, vol. 89, pp. 5782–5784, May 2001.
- [313] H. M. Chen, Y. F. Chen, M. C. Lee, and M. S. Feng, "Persistent photoconductivity in n-type GaN," *J. Appl. Phys.*, vol. 82, pp. 899–901, Jul. 15, 1997.
- [314] M. T. Hirsch, J. A. Wolk, W. Walukiewicz, and E. E. Haller, "Persistent photoconductivity in n-type GaN," *Appl. Phys. Lett.*, vol. 71, pp. 1098–1100, Aug. 1997.
- [315] H. Hung, C. H. Chen, S. J. Chang, H. Kuan, R. M. Lin, and C. H. Liu, "Kinetics of persistent photoconductivity in InGaIn epitaxial films grown by MOCVD," *J. Cryst. Growth*, vol. 298, pp. 246–250, Jan. 2007.
- [316] M. A. Lampert and P. Mark, *Current Injection in Solids*. New York: Academic Press Inc, 1970.
- [317] S. Cai, G. Parish, J. M. Dell, and B. D. Nener, "Contribution of hole trap to persistent photoconductivity in n-type GaN," *J. Appl. Phys.*, vol. 96, pp. 1019–1023, Jul. 2004.
- [318] S. J. Chung, B. Karunakaran, S. Velumani, C. H. Hong, H. J. Lee, and E. K. Suh, "Photoluminescence and persistent photoconductivity of Al_xGa_{1-x}N/GaN heterostructures," *Appl. Phys. A, Mater. Sci. Process.*, vol. 86, pp. 521–524, Mar. 2007.
- [319] J. Z. Li, J. Y. Lin, H. X. Jiang, A. Salvador, A. Botchkarev, and H. Morkoc, "Nature of Mg impurities in GaN," *Appl. Phys. Lett.*, vol. 69, pp. 1474–1476, Sep. 1996.
- [320] C. H. Qiu and J. I. Pankove, "Deep levels and persistent photoconductivity in GaN thin films," *Appl. Phys. Lett.*, vol. 70, pp. 1983–1985, Apr. 1997.
- [321] R. Calarco, M. Marso, T. Richter, A. I. Aykanat, R. Meijers, A. V. Hart, T. Stoica, and H. Luth, "Size-dependent photoconductivity in MBE-grown GaN-nanowires," *Nano Lett.*, vol. 5, pp. 981–984, May 2005.
- [322] A. Sarkar, V. J. Logeeswaran, N. P. Kobayashi, J. Straznicky, S.-Y. Wang, R. S. Williams, and M. S. Islam, "Persistent photoconductivity of InP nanowire photoconductors bridged between amorphous silicon electrodes," in *Proc. SPIE—Nanomater. Synth., Interfacing, Integr. Devices, Circuits, Syst. II*, 2007, vol. 6768, pp. 67680P-1–67680P-7.
- [323] P. J. Burke, "An RF circuit model for carbon nanotubes," *IEEE Trans. Nanotechnol.*, vol. 2, no. 1, pp. 55–58, Mar. 2003.
- [324] P.J. Burke, "Luttinger liquid theory as a model of the gigahertz electrical properties of carbon nanotubes," *IEEE Trans. Nanotechnol.*, vol. 1, no. 3, pp. 129–144, Sep. 2002.
- [325] E. B. Sonin, "Tunneling into 1D and quasi-1D conductors and Luttinger-liquid behavior," *J. Low Temp. Phys.*, vol. 124, pp. 321–334, 2001.
- [326] Y. Miyamoto, A. Rubio, S. G. Louie, and M. L. Cohen, "Self-inductance of chiral conducting nanotubes," *Phys. Rev. B*, vol. 60, p. 13885, 1999.
- [327] C. Gianarello, M. Sasseti, and B. Kramer, "Transport and elementary excitations of a Luttinger liquid," *J. Phys.: Condens. Matter*, vol. 8, p. L21, 1996.
- [328] G. Cuniberti, M. Sasseti, and B. Kramer, "AC conductance of a quantum wire with electron-electron interactions," *Phys. Rev. B*, vol. 57, p. 1515, 1998.
- [329] J. S. Huang, T. Feichtner, P. Biagioni, and B. Hecht, "Impedance matching and emission properties of nanoantennas in an optical nanocircuit," *Nano Lett.*, vol. 9, pp. 1897–1902, May 2009.
- [330] C. Highstrete, M. Lee, A. L. Vallett, S. M. Eichfeld, J. M. Redwing, and T. S. Mayer, "Disorder dominated microwave conductance spectra of doped silicon nanowire arrays," *Nano Lett.*, vol. 8, pp. 1557–1561, Jun. 2008.
- [331] C. Highstrete, M. Lee, A. A. Talin, and A. L. Vance, "Microwave conductance spectra of single-walled carbon nanotube arrays," *Appl. Phys. Lett.*, vol. 95, p. 203111, Nov. 2009.
- [332] Y. C. Lin, K. C. Lu, W. W. Wu, J. W. Bai, L. J. Chen, K. N. Tu, and Y. Huang, "Single crystalline PtSi nanowires, PtSi/Si/PtSi nanowire heterostructures, and nanodevices," *Nano Lett.*, vol. 8, pp. 913–918, Mar. 2008.
- [333] J. Wurz, V. J. Logeeswaran, A. Sarkar, and M. S. Islam, "High current density and failure mechanism in epitaxially bridged silicon nanowires," in *Proc. IEEE Int. Conf. Nanotechnol. (NANO)*, 2008, pp. 595–597.

- [334] A. Tilke, L. Pescini, A. Erbe, H. Lorenz, and R. H. Blick, "Electron-phonon interaction in suspended highly doped silicon nanowires," *Nanotechnology*, vol. 13, pp. 491–494, Aug. 2002.
- [335] Y. Wu, J. Xiang, C. Yang, W. Lu, and C. M. Lieber, "Single-crystal metallic nanowires and metal/semiconductor nanowire heterostructures," *Nature*, vol. 430, pp. 61–65, Jul. 2004.
- [336] V. M. Ayres, B. W. Jacobs, Q. Chen, L. Udpa, Y. Fan, N. Tram, A. Baczewski, S. Kumar, M. Crimp, J. Halpern, M. He, M. A. Tupta, R. Stallcup, and A. Hartman, "Electronic transport characteristics of gallium nitride nanowire-based nanocircuits," in *Proc. 6th IEEE Conf. Nanotechnol. (NANO)*, 2006, pp. 496–499.
- [337] T. Westover, R. Jones, J. Y. Huang, G. Wang, E. Lai, and A. A. Talin, "Photoluminescence, thermal transport, and breakdown in Joule-heated GaN nanowires," *Nano Lett.*, vol. 9, pp. 257–263, Jan. 2009.
- [338] Y. S. Chiu, K. S. Chang, R. W. Johnstone, and M. Parameswaran, "Fuse-tethers in MEMS," *J. Micromech. Microeng.*, vol. 16, p. 480, 2006.
- [339] R. S. Wagner and W. C. Ellis, "Vapor-liquid-solid mechanism of single crystal growth," *Appl. Phys. Lett.*, vol. 4, p. 89, 1964.
- [340] A. M. Morales and C. M. Lieber, "A laser ablation method for the synthesis of crystalline semiconductor nanowires," *Science*, vol. 279, pp. 208–211, Jan. 1998.
- [341] P. Yang and C. M. Lieber, "Nanorod-superconductor composites: A pathway to materials with high critical current densities," *Science*, vol. 273, pp. 1836–1840, Sep. 1996.
- [342] Y. Wu and P. Yang, "Direct observation of vapor-liquid-solid nanowire growth," *J. Amer. Chem. Soc.*, vol. 123, pp. 3165–3166, 2001.
- [343] V. Schmidt, J. V. Wittemann, and U. Gösele, "Growth, thermodynamics, and electrical properties of silicon nanowires," *Chem. Rev.*, vol. 110, pp. 361–388, 2010.
- [344] L. J. Lauhon, M. S. Gudiksen, and C. M. Lieber, "Semiconductor nanowire heterostructures," *Philosophical Trans. R. Soc. Lond. Series A: Mathe., Phys. Eng. Sci.*, vol. 362, pp. 1247–1260, Jun. 2004.
- [345] K. Mølhave, B. A. Wacaser, D. H. Petersen, J. B. Wagner, L. Samuelson, and P. Bøggild, "Epitaxial integration of nanowires in microsystems by local micrometer-scale vapor-phase epitaxy," *Small*, vol. 4, pp. 1741–1746, 2008.
- [346] Y. Wu and P. Yang, "Germanium nanowire growth via simple vapor transport," *Chem. Mater.*, vol. 12, pp. 605–607, 2000.
- [347] M. S. Song, J. H. Jung, Y. Kim, Y. Wang, J. Zou, H. J. Joyce, Q. Gao, H. H. Tan, and C. Jagadish, "Vertically standing Ge nanowires on GaAs(110) substrates," *Nanotechnology*, vol. 19, p. 125602, 2008.
- [348] P. V. Radovanovic, C. J. Barrelet, S. Gradečak, F. Qian, and C. M. Lieber, "General synthesis of manganese-doped II–VI and III–V semiconductor nanowires," *Nano Lett.*, vol. 5, pp. 1407–1411, 2005.
- [349] C. J. Barrelet, Y. Wu, D. C. Bell, and C. M. Lieber, "Synthesis of CdS and ZnS nanowires using single-source molecular precursors," *J. Amer. Chem. Soc.*, vol. 125, pp. 11498–11499, 2003.
- [350] T. Martensson, C. P. T. Svensson, B. A. Wacaser, M. W. Larsson, W. Seifert, K. Deppert, A. Gustafsson, L. R. Wallenberg, and L. Samuelson, "Epitaxial III–V nanowires on silicon," *Nano Lett.*, vol. 4, pp. 1987–1990, Oct. 2004.
- [351] X. Zhang, J. Zou, M. Paladugu, Y. Guo, Y. Wang, Y. Kim, H. J. Joyce, Q. Gao, H. H. Tan, and C. Jagadish, "Evolution of epitaxial InAs nanowires on GaAs (111)B," *Small*, vol. 5, pp. 366–369, 2009.
- [352] M. Paladugu, J. Zou, Y. Guo, X. Zhang, H. Joyce, Q. Gao, H. Tan, C. Jagadish, and Y. Kim, "Evolution of wurtzite structured GaAs shells around InAs nanowire cores," *Nanoscale Res. Lett.*, vol. 4, pp. 846–849, 2009.
- [353] M. Paladugu, J. Zou, Y. N. Guo, X. Zhang, H. Joyce, Q. Gao, H. Tan, C. Jagadish, and Y. Kim, "Formation of hierarchical InAs nanoring/GaAs nanowire heterostructures," *Angewandte Chemie Int. Ed.*, vol. 48, pp. 780–783, 2009.
- [354] X. Duan and C. M. Lieber, "General synthesis of compound semiconductor nanowires," *Adv. Mater.*, vol. 12, pp. 298–302, 2000.
- [355] A. Pan, R. Liu, M. Sun, and C.-Z. Ning, "Quaternary alloy semiconductor nanobelts with bandgap spanning the entire visible spectrum," *J. Amer. Chem. Soc.*, vol. 131, pp. 9502–9503, 2009.
- [356] V. Schmidt, S. Senz, and U. Gösele, "Diameter-dependent growth direction of epitaxial silicon nanowires," *Nano Lett.*, vol. 5, pp. 931–935, 2005.
- [357] J. B. Hannon, S. Kodambaka, F. M. Ross, and R. M. Tromp, "The influence of the surface migration of gold on the growth of silicon nanowires," *Nature*, vol. 440, pp. 69–71, 2006.
- [358] G. A. Bootsma and H. J. Gassen, "A quantitative study on the growth of silicon whiskers from silane and germanium whiskers from germane," *J. Cryst. Growth*, vol. 10, pp. 223–234, 1971.
- [359] V. Nebol'sin, A. Shchetinin, A. Dolgachev, and V. Korneeva, "Effect of the nature of the metal solvent on the vapor-liquid-solid growth rate of silicon whiskers," *Inorg. Mater.*, vol. 41, pp. 1256–1259, 2005.
- [360] V. A. Nebol'sin and A. A. Shchetinin, "Role of surface energy in the vapor-liquid-solid growth of silicon," *Inorg. Mater.*, vol. 39, pp. 899–903, 2003.
- [361] J. Bae, N. N. Kulkarni, J. P. Zhou, J. G. Ekerdt, and C.-K. Shih, "VLS growth of Si nanocones using Ga and Al catalysts," *J. Cryst. Growth*, vol. 310, pp. 4407–4411, 2008.
- [362] Y. Wang, V. Schmidt, S. Senz, and U. Gosele, "Epitaxial growth of silicon nanowires using an aluminium catalyst," *Nat. Nanotechnol.*, vol. 1, pp. 186–189, 2006.
- [363] H.-Y. Tuan, A. Ghezelbash, and B. A. Korgel, "Silicon nanowires and silica nanotubes seeded by copper nanoparticles in an organic solvent," *Chem. Mater.*, vol. 20, pp. 2306–2313, 2008.
- [364] Y. Yao and S. Fan, "Si nanowires synthesized with Cu catalyst," *Mater. Lett.*, vol. 61, pp. 177–181, 2007.
- [365] Q. Gu, H. Dang, J. Cao, J. Zhao, and S. Fan, "Silicon nanowires grown on iron-patterned silicon substrates," *Appl. Phys. Lett.*, vol. 76, pp. 3020–3021, 2000.
- [366] J. R. J. Barsotti, J. E. Fischer, C. H. Lee, J. Mahmood, C. K. W. Adu, and P. C. Eklund, "Imaging, structural, and chemical analysis of silicon nanowires," *Appl. Phys. Lett.*, vol. 81, pp. 2866–2868, 2002.
- [367] Z. Q. Liu, S. S. Xie, W. Y. Zhou, L. F. Sun, Y. B. Li, D. S. Tang, X. P. Zou, C. Y. Wang, and G. Wang, "Catalytic synthesis of straight silicon nanowires over Fe containing silica gel substrates by chemical vapor deposition," *J. Cryst. Growth*, vol. 224, pp. 230–234, 2001.
- [368] Y. Miyamoto and M. Hirata, "Role of agents in filamentary growth of amorphous silicon," *Jpn. J. Appl. Phys.*, vol. 15, p. 1159, 1976.
- [369] F. Iacopi, O. Richard, Y. Eichhammer, H. Bender, P. M. Vereecken, S. De Gendt, and M. Heyns, "Size-dependent characteristics of indium-seeded Si nanowire growth," *Electrochem. Solid-State Lett.*, vol. 11, p. K98-K100, 2008.
- [370] H. Y. Tuan, D. C. Lee, and B. A. Korgel, "Nanocrystal-mediated crystallization of silicon and germanium nanowires in organic solvents: The role of catalysis and solid-phase seeding," *Angewandte Chemie Int. Ed.*, vol. 45, pp. 5184–5187, 2006.
- [371] S. Hofmann, R. Sharma, C. T. Wirth, F. Cervantes-Sodi, C. Ducati, T. Kasama, R. E. Dunin-Borkowski, J. Drucker, P. Bennett, and J. Robertson, "Ledge-flow-controlled catalyst interface dynamics during Si nanowire growth," *Nat. Mater.*, vol. 7, pp. 372–375, 2008.
- [372] T. Baron, M. Gordon, F. Dhalluin, C. TERNON, P. Ferret, and P. Gentile, "Si nanowire growth and characterization using a microelectronics-compatible catalyst: PtSi," *Appl. Phys. Lett.*, vol. 89, pp. 233111–233113, 2006.
- [373] T. I. Kamins, R. S. Williams, D. P. Basile, T. Hesjedal, and J. S. Harris, "Ti-catalyzed Si nanowires by chemical vapor deposition: Microscopy and growth mechanisms," *J. Appl. Phys.*, vol. 89, pp. 1008–1016, Jan. 2001.
- [374] S. Sharma, T. I. Kamins, and R. S. Williams, "Diameter control of Ti-catalyzed silicon nanowires," *J. Cryst. Growth*, vol. 267, pp. 613–618, Jul. 2004.
- [375] F. Oehler, P. Gentile, T. Baron, M. Den Hertog, J. Rouvière, and P. Ferret, "The morphology of silicon nanowires grown in the presence of trimethylaluminum," *Nanotechnology*, vol. 20, p. 245602, 2009.
- [376] M. J. Bierman, Y. K. A. Lau, A. V. Kvit, A. L. Schmitt, and S. Jin, "Dislocation-driven nanowire growth and Eshelby twist," *Science*, vol. 320, pp. 1060–1063, May 2008.
- [377] J. Noborisaka, J. Motohisa, and T. Fukui, "Catalyst-free growth of GaAs nanowires by selective-area metalorganic vapor-phase epitaxy," *Appl. Phys. Lett.*, vol. 86, pp. 213102–213103, 2005.
- [378] B. Mandl, J. Stangl, T. Mårtensson, A. Mikkelsen, J. Eriksson, L. S. Karlsson, G. Bauer, L. Samuelson, and W. Seifert, "Au-free epitaxial growth of InAs nanowires," *Nano Lett.*, vol. 6, pp. 1817–1821, 2006.
- [379] W. S. Shi, Y. F. Zheng, N. Wang, C. S. Lee, and S. T. Lee, "Oxide-assisted growth and optical characterization of gallium-arsenide nanowires," *Appl. Phys. Lett.*, vol. 78, pp. 3304–3306, 2001.
- [380] C. Chèze, L. Geelhaar, O. Brandt, W. Weber, H. Riechert, S. Münch, R. Rothmund, S. Reitzenstein, A. Forchel, T. Kehagias, P. Komninou, G. Dimitrakopoulos, and T. Karakostas, "Direct comparison of

- catalyst-free and catalyst-induced GaN nanowires," *Nano Res.*, vol. 3, pp. 528–536, 2010.
- [381] R. K. Debnath, R. Meijers, K. Jeganathan, T. Richter, T. Stoica, R. Calarco, and H. Lüth, "Self-assembled growth of GaN nanowires," *J. Phys.: Conf. Ser.*, vol. 126, p. 012026, 2008.
- [382] C. Colombo, D. Spirkoska, M. Frimmer, G. Abstreiter, and A. Fontcuberta i Morral, "Ga-assisted catalyst-free growth mechanism of GaAs nanowires by molecular beam epitaxy," *Phys. Rev. B*, vol. 77, p. 155326, 2008.
- [383] B.-S. Kim, T.-W. Koo, J.-H. Lee, D. S. Kim, Y. C. Jung, S. W. Hwang, B. L. Choi, E. K. Lee, J. M. Kim, and D. Whang, "Catalyst-free growth of single-crystal silicon and germanium nanowires," *Nano Lett.*, vol. 9, pp. 864–869, 2009.
- [384] S. N. Mohammad, "Self-catalytic solution for single-crystal nanowire and nanotube growth," *J. Chem. Phys.*, vol. 127, pp. 244702–244710, 2007.
- [385] J. Bauer, F. Fleischer, O. Breitenstein, L. Schubert, P. Werner, U. Gosele, and M. Zacharias, "Electrical properties of nominally undoped silicon nanowires grown by molecular-beam epitaxy," *Appl. Phys. Lett.*, vol. 90, pp. 012105-1–012105-3, 2007.
- [386] M. I. den Hertog, J.-L. Rouviere, F. Dhalluin, P. J. Desre, P. Gentile, P. Ferret, F. Oehler, and T. Baron, "Control of gold surface diffusion on Si nanowires," *Nano Lett.*, vol. 8, pp. 1544–1550, 2008.
- [387] J. E. Allen, E. R. Hemesath, D. E. Perea, J. L. Lensch-Falk, Z. Y. Li, F. Yin, M. H. Gass, P. Wang, A. L. Bleloch, R. E. Palmer, and L. J. Lauhon, "High-resolution detection of Au catalyst atoms in Si nanowires," *Nat. Nanotechnol.*, vol. 3, pp. 168–173, 2008.
- [388] S. M. Sze, *Physics of Semiconductor Devices*. New York: Wiley, 1981.
- [389] H. Baker and H. Okamoto, *ASM Handbook—Alloy Phase Diagrams*, ASM Int., ch. 2, vol. 3, 1992.
- [390] R. El Bouayadi, G. Regula, B. Pichaud, M. Lancin, C. Dubois, and E. Ntoenzok, "Gettering of diffused Au, Cu and Ni contamination in silicon by cavities induced by high energy He implantation," *Physica Status Solidi (b)*, vol. 222, pp. 319–326, 2000.
- [391] H. H. Busta and H. A. Waggener, "Precipitation-induced currents and generation-recombination currents in intentionally contaminated silicon p⁺n junctions," *J. Electrochem. Soc.*, vol. 124, pp. 1424–1429, 1977.
- [392] G. F. Cerofolini and M. L. Polignano, "Residual non-idealities in the almost ideal silicon p-n junction," *Appl. Phys. A, Mater. Sci. Process.*, vol. 50, pp. 273–286, 1990.
- [393] F. Patolsky and C. M. Lieber, "Nanowire nanosensors," *Mater. Today*, vol. 8, pp. 20–28, 2005.
- [394] C. Soci, A. Zhang, B. Xiang, S. A. Dayeh, D. P. R. Aplin, J. Park, X. Y. Bao, Y. H. Lo, and D. Wang, "ZnO nanowire UV photodetectors with high internal gain," *Nano Lett.*, vol. 7, pp. 1003–1009, 2007.
- [395] J. D. Prades, F. Hernandez-Ramirez, R. Jimenez-Diaz, M. Manzanares, T. Andreu, A. Cirera, A. Romano-Rodriguez, and J. R. Morante, "The effects of electron-hole separation on the photoconductivity of individual metal oxide nanowires," *Nanotechnology*, vol. 19, pp. 465501-7, 2008.
- [396] K. Hiruma, M. Yazawa, T. Katsuyama, K. Ogawa, K. Haraguchi, M. Koguchi, and H. Kakibayashi, "Growth and optical properties of nanometer-scale GaAs and InAs whiskers," *J. Appl. Phys.*, vol. 77, pp. 447–462, 1995.
- [397] H.-M. Kim, Y.-H. Cho, H. Lee, S. I. Kim, S. R. Ryu, D. Y. Kim, T. W. Kang, and K. S. Chung, "High-brightness light emitting diodes using dislocation-free indium gallium nitride/gallium nitride multiquantum-well nanorod arrays," *Nano Lett.*, vol. 4, pp. 1059–1062, 2004.
- [398] Y. Li, J. Xiang, F. Qian, S. Gradecak, Y. Wu, H. Yan, D. A. Blom, and C. M. Lieber, "Dopant-free GaN/AlN/AlGaIn radial nanowire heterostructures as high electron mobility transistors," *Nano Lett.*, vol. 6, pp. 1468–1473, 2006.
- [399] J. Xiang, W. Lu, Y. Hu, Y. Wu, H. Yan, and C. M. Lieber, "Ge/Si nanowire heterostructures as high-performance field-effect transistors," *Nature*, vol. 441, pp. 489–493, 2006.
- [400] H. Y. Li, O. Wunnicke, M. T. Borgstrom, W. G. G. Immink, M. H. M. van Weert, M. A. Verheijen, and E. P. A. M. Bakkers, "Remote p-doping of InAs nanowires," *Nano Lett.*, vol. 7, pp. 1144–1148, 2007.
- [401] Y. Cui, X. Duan, J. Hu, and C. M. Lieber, "Doping and electrical transport in silicon nanowires," *J. Phys. Chem. B*, vol. 104, pp. 5213–5216, 2000.
- [402] E. Tutuc, J. Appenzeller, M. C. Reuter, and S. Guha, "Realization of a linear germanium nanowire p-n junction," *Nano Lett.*, vol. 6, pp. 2070–2074, Sep. 2006.



Logeeswaran VJ received the B.Eng. and M.Eng. degrees in mechanical engineering from the National University of Singapore (NUS), Singapore, in 1997 and 2001, respectively, and the Ph.D. degree in electrical and computer engineering (ECE) from the University of California (UC), Davis, in 2010.

From 1997 to 2004, he was a Research Engineer in the Department of Mechanical Engineering, NUS involved in the research and development of micro-machined inertial sensors and resonators. He is currently a Postdoctoral Researcher in the ECE Department, UC Davis involved in the research on nanowire solar cells. His research interests include photovoltaics, electromagnetic metamaterials, nanowires, microelectromechanical systems (MEMS), and nanoelectromechanical systems (NEMS).



Jinyong Oh received the B. Eng. degree in chemical engineering from Pohang University of Science and Technology (POSTECH), Korea, in 2001 and the M.Eng. in materials science and engineering, in 2005 from Gwangju Institute of Science and Technology (GIST), Korea. Since 2009, he has been working toward the Ph.D. degree in electrical and computer engineering (ECE) at the University of California, Davis. His Ph.D. study focuses on nanowire electronic devices including FETs, photodetectors, gas sensors, and solar cells.

From 2005 to 2009, he was involved in the development of 16-Gb and 32-Gb NAND flash memory at the Semiconductor Division, Samsung Electronics, Korea.



Avinash P. Nayak was born in Tumkur, India, in 1987. He received the B.S. degree in electronic material science from the University of California (UC), Davis, in 2010. He is currently working toward the M.S. degree at UC Davis in electrical engineering.

He was engaged at the Stanford Nanofabrication Facility (SNF) and is now engaged in the Integrated NanoDevices and Systems Research Group, Electrical and Computer Engineering (ECE) Department, UC Davis. His research interests include characterizing MOSFET devices with single-walled carbon nanotubes, and Si nanowire devices for low-voltage field ionization and field emission.

Mr. Nayak received an honorable mention for the Chancellor's award for excellence in undergraduate research.



Aaron M. Katzenmeyer was born in Akron, OH, on May 7, 1982. He received the B.S. degree in electrical engineering from Ohio University, Athens, in 2005 and completed the Erasmus Mundus Master of Nanoscience and Nanotechnology program, in 2007, studying at Technische Universiteit Delft, The Netherlands during the first year and Katholiek Universiteit Leuven, Belgium, during the second year. His thesis on nonvolatile resistive memory was completed at Interuniversity Microelectronics Centre (IMEC), Leuven, Belgium. He is currently working

toward the Ph.D. degree at the University of California, Davis in the research group of M. Saif Islam.

He is also a Technical Intern at Sandia National Laboratories, Livermore, CA. His research interests include nanowire synthesis and device characterization.

A. M. Katzenmeyer has received Graduate Assistance in Areas of National Need (GAANN) and National Science Foundation fellowships.



Kristin Hedgepath Gilchrist received the B.S. degree in biomedical engineering from Vanderbilt University, Nashville, TN, in 1997, and the M.S. and Ph.D. degrees in electrical engineering from Stanford University, Palo Alto, CA, in 1999 and 2003, respectively. Her doctoral research focused on cell-based sensors utilizing cardiac cells cultured on microelectrode arrays.

Since 2003, she has been a Research Scientist in the Center for Materials and Electronic Technologies (formerly MCNC) at RTI International, Research Triangle Park, NC. Her current research interests include optical waveguide biosensors and microelectromechanical systems (MEMS) based optical and ultrasound medical imaging devices.



Sonia Grego received the M.Sc. degree in physics from the University of Pisa, Pisa, Italy, in 1995 for studies on laser cooling on atoms and the Ph.D. degree in physics from the University of Copenhagen, Denmark for optical studies of atomic collisions.

Her postdoctoral research was focused on optical systems for biological studies at the University of Copenhagen and the University of North Carolina-Chapel Hill. Since 2001, she has been a Research Scientist at the Center for Materials and Electronic Technologies (formerly MCNC), Research Triangle International, Research Triangle Park, NC. Her current research interests include optical-waveguide-based biosensors, optical microelectromechanical systems (MEMS) based endoscopic medical imaging probes, and photonic nanostructures.



Nobuhiko P. Kobayashi received the M.S. and Ph.D. degrees in materials science from the University of Southern California (USC), Los Angeles, in 1994 and 1998, respectively.

From 1999 to 2001, he was at Agilent Laboratories involved in developing LEDs, Vertical Cavity Surface Emitting Laser (VCSEL) and heterojunction bipolar transistor (HBT) for both ultra-wide band (UWB) fiberoptics and wireless communications, and at Lawrence Livermore National Laboratory, developing semiconductor materials for both ultrahigh-speed diagnosis systems required for the National Ignition Facility and was involved in developing electronic materials for ultrahigh-density electrical switches to build memories and semiconductor nanowire photonics for optical interconnect at Hewlett-Packard Laboratories. He is currently a Professor at the University of California, Santa Cruz (UCSC), and a Co-Director of the Advanced Studies Laboratories, UCSC and NASA Ames Research Center. His research projects include synthesis and characterization of nanometer-scale materials and devices with emphasis on solid-state energy conversion [sponsored by Defence Advanced Research Projects Agency (DARPA), Office of Naval Research (ONR), Department of Energy (DOE) and National Aeronautics and Space Administration (NASA)] and advanced computing systems (sponsored by Hewlett-Packard Laboratories and NASA). He has published more than 100 journal and conference papers including more than 17 invited talks and papers, and contributed to four book chapters.



Shih-Yuan Wang (F'98) received the B.S. degree in engineering physics, in 1969, and the Ph.D. degree in electrical engineering and computer sciences, in 1977, both from the University of California (UC), Berkeley.

He was at the Space Science Laboratory involved in the research on a K-band maser, and at the Electronic Research Laboratory involved in the research on nanostructured tunnelling devices at terahertz frequencies, both at UC-Berkeley. Since 1977, he has been with the Hewlett-Packard (HP) Company, where he was first engaged in a manufacturing division on MESFET, and is currently at HP Labs, Palo Alto, CA, involved in the research on VCSELs, photodetectors, modulators, GaN LED, nanophotonics/electronics, and nanowire devices, with a short break at a start-up company.

Dr. Wang is a Fellow of the IEEE Optical Society of America (OSA).



A. Alec Talin received the B.A. degree in chemistry from the University of California, San Diego, and the Ph.D. degree in materials science and engineering from the University of California, Los Angeles, in 1989 and 1995, respectively.

He was at Motorola for six years, and at Sandia National Labs for seven years. He is currently a Project Leader at the Center for Nanoscience and Technology, National Institute of Standards and Technology, Gaithersburg, MD, where he is establishing a laboratory in electrochemical energy storage and conversion. He has authored more than 80 refereed articles and holds 23 U.S. patents.

Dr. Talin is a member of the Material Research Society (MRS), the Electrochemical Society (ECS), and the Minerals, Metals, and Materials Society (TMS).



Nibir K. Dhar (M'94) received the Ph.D. degree in electrical engineering from the University of Maryland, College Park, in 1996. His major field of study was focused on microelectronics with minor in electrophysics.

He was a Branch Chief and Team Leader at the U.S. Army Research Laboratory. He is currently a Program Manager at the Defense Advanced Research Project Agency (DARPA), Arlington, VA, where he is involved in developing new concepts in image sensors, execute, and field new technologies. He is also an Adjunct Professor in the Physics Department, University of Illinois, Chicago, and in the Electrical Engineering Department, George Mason University. He has published numerous papers, book chapters, and served on many committees.

Dr. Dhar is a fellow of the Society of Photo-Optical Instrumentation Engineers (SPIE) and a member of two IEEE honor societies. He received three Army R&D achievement awards. He has been the Editor of several SPIE and special proceedings of IEEE JOURNAL OF ELECTRONICS MATERIALS.



M. Saif Islam (M'98) was born in Bangladesh. He received the B.Sc. degree from Middle East Technical University (METU), Ankara, Turkey, in 1994, the M.Sc. degree from Bilkent University, Ankara, in 1996 (both in physics), and the M.S.E.E. and Ph.D. degrees in electrical engineering from the University of California, Los Angeles (UCLA), in 2001. His research focuses on ultrafast nano-optoelectronic devices; synthesis, applications and device integration of semiconductor nanostructures for imaging, sensing, computing and energy conversion.

He was at Hewlett-Packard Laboratories and Optical Network Research Laboratory, SDL Inc./JDS Uniphase Corporation. In 2004, he joined the University of California, Davis, where he is currently an Associate Professor. He has authored/coauthored more than 150 scientific papers, edited 13 books and conference proceeding, and holds 33 patents as an inventor/coinventor.

Dr. Islam is a member of the IEEE/Optical Society of America, the Society of Photo-Optical Instrumentation Engineers, and the MRS. He received the National Science Foundation (NSF) Faculty Early Career Development Award in 2006, the UC Davis College of Engineering Outstanding Junior Faculty Award in 2006, the IEEE Professor of the Year Award (in 2005 and 2009), and the UC Davis Academic Senate Distinguished Teaching Award in 2010. He was the Chair/Co-Chair of 14 conferences and symposiums sponsored by MRS, IEEE, and SPIE.