

Name: _____

Lab

Section: **Circle One** **M**_(A01) **T**_(A02) **W**_(A03) **R**_(A04)

UNIVERSITY OF CALIFORNIA, DAVIS
Department of Electrical and Computer Engineering

EEC 180A

Digital Systems I


Spring 2003

FINAL EXAM

Open-Book, Open-Notes

<u>Number</u>	<u>Topic</u>	<u>Weight</u>	<u>Score</u>
1	Ripple Adder from Half-Adders	15	_____
2	Hazards in 2-Level NAND Realizations	15	_____
3	Essential Prime Implicants	10	_____
4	Minimum Equivalent States	20	_____
5	RS Flip-Flops & ROM-Based Design	25	_____
6	Partitioning State Machine for Implementation	15	_____
Total			_____

- 1) (15 points) Realize a four-bit ripple adder using only half-adder modules, depicted below, and possibly some inverters. The operands are denoted as (A_3, A_2, A_1, A_0) and (B_3, B_2, B_1, B_0) where A_0 and B_0 are the least significant bits. There is no carry-in bit to the ripple adder. Note that in terms of usual propagate and generate terms, $S=P$ and $C=G$. Remember for a full adder, $C_{out} = G + P \cdot C_{in}$ where C_{in} is the carry in to a FA and C_{out} is the respective carry out.



- a) (12 points) Draw a schematic for the ripple-adder using only HA modules and possibly inverters.

Problem 1 (continued)

- b) (3 points) Assuming the delay through both parts of half-adder is 5 ns. and the delay through an inverter is 2 ns., indicate the maximum delay **path** through your implementation. What is the total maximum delay in nanoseconds?

- 2) (15 points) A five-variable K-map was used to design a realization of the function $g(\overline{A}, \overline{B}, \overline{C}, \overline{D}, \overline{E})$ using two levels of NAND gates employing the prime implicants $\overline{A} \overline{B} \overline{D} \overline{E}$; $\overline{A} B \overline{E}$; $B \overline{D} \overline{E}$; $A \overline{B} \overline{C} \overline{D}$.










		BC			
		00	01	11	10
A=0	DE 00	⁰ 1	⁴ 1	¹²	⁸
	01	¹	⁵	¹³ 1	⁹ 1
	11	³	⁷	¹⁵ 1	¹¹ 1
	10	²	⁶	¹⁴	¹⁰
A=1	00	¹⁶ 1	²⁰	²⁸	²⁴
	01	¹⁷ 1	²¹	²⁹ 1	²⁵ 1
	11	¹⁹	²³	³¹	²⁷
	10	¹⁸	²²	³⁰	²⁶

$g(\overline{A}, \overline{B}, \overline{C}, \overline{D}, \overline{E})$

- a) (5 points) What kind of static hazards can be present? Explain.

Problem 2 (continued)

- b) (10 points) Redesign the 2-level NAND gate realization to eliminate all static hazards using a minimum number of gates. The output NAND gate can have as many inputs as needed, but the first level gates are restricted to 4 inputs each. Use the gate array below.



- 3) (10 points) A prime implicant chart given on the next page contains the listing of all prime implicants and minterms associated with a function $f(U,V,W,X,Y,Z)$. However, the entries in the rows and columns have not been completed yet. (The format considers Z as least for decimal minterm listing purposes, the usual convention.)

- a) (3 points) Complete the construction of the prime implicant chart after describing a typical entry.

- b) (3 points) Determine all essential prime implicants using the chart, fully explaining your criteria for their selection.

PRIME IMPLICANTS:

- c) (4 points) Give a minimum realization of the function expressed in a sum-of-products form.

Minterm Numbers

[illegible]

- 4) (20 points) Using implication charts (you may use the ones on next page), determine the minimum state realization for the machine described in the state table below. It has states A through H and input P and output T.
Give the reduced state table for the equivalent states in the table at end of problem.



PRESENT STATE	NEXT STATE		OUTPUT T	
	P = 0	P = 1	P = 0	P = 1
A	D	G	1	0
B	C	H	1	0
C	H	B	1	1
D	C	G	1	0
E	G	D	1	1
F	A	B	1	1
G	B	G	1	0
H	D	A	1	0

ORIGINAL STATE TABLE

Extra pages for Implication Charts

B							
C							
D							
E							
F							
G							
H							
	A	B	C	D	E	F	G

B							
C							
D							
E							
F							
G							
H							
	A	B	C	D	E	F	G




4. continued

List the equivalent states and show their behavior on the blank table below using only a necessary number of rows

PRESENT STATE	NEXT STATE		OUTPUT T	
	P = 0	P = 1	P = 0	P = 1

EQUIVALENT STATE TABLE

- 5) (25 points) A finite-state machine with state variables X and Y , input A and output Z is realized with RS flip-flops and standard gates as shown below, where the \backslash symbol denotes the complement of the Boolean variable as usual.



- a) (5 points) Determine the next-state equations and output equation for this machine.


$$X^+ =$$

$$Y^+ =$$

$$Z =$$

5) (continued)


- b) (10 points) The same machine is to be implemented with a ROM and two D flip-flops as shown below. Design the machine. Be specific about the size of the ROM, its addressing bits and output bits. Explicitly give the contents of the ROM in a table you complete below.

[illegible]

5) (continued)


- c) (10 points) Assume the ROM in part b) has access time $T_{\text{acc}} = 35 \text{ ns}$ but cycle time $T_{\text{cyc}} = 60 \text{ ns}$. The flip-flops require set-up time $T_{\text{su}} = 10 \text{ ns}$ and hold time $T_{\text{h}} = 7 \text{ ns}$, and have propagation delays of $T_{\text{pHL}} = 12 \text{ ns}$ and $T_{\text{pLH}} = 14 \text{ ns}$.
- i) Give the **general** formula for determining the **minimum** clock period T_{min} for which such a state machine configuration will function properly. Use the symbols defined above.
- ii) For the parameters given, determine the **maximum** clock frequency for which the machine will work correctly.

- 6) (15 points) A state machine with input Y (a Moore type machine with the output values inside each state node omitted for simplicity) is shown below. It is to be partitioned into two machines across the dotted boundary indicated. The A side will contain idle state I_A while side B involves idle state I_B . Complete the separated state diagram begun on the next page. Label all arcs employing state occupancy variables, e.g., Boolean variable U_i denotes that the machine is currently in state U_i .



Original State Diagram (outputs omitted)

6) (continued)



Partitioned State Machine