Problem 1 (3 points) For the carry bypass adder circuit below, circle the longest delay(s) (critical paths) from inputs to outputs. The delay number represents the delay from any input to any output for that block. What is the worst case delay?

\[ t_{wc} = 2\text{ns} + 3\text{ns} + 1\text{ns} + 1\text{ns} + 3\text{ns} + 2\text{ns} = 12\text{ns} \]

Problem 2 (2 points) Suppose the bypass paths (two-to-1 muxes) are taken out of the circuit. What is the worst case delay?

\[ t_{wc} = 2\text{ns} + 3\text{ns} + 3\text{ns} + 3\text{ns} + 2\text{ns} = 13\text{ns} \]

Problem 3 (5 points) For the circuit below, assume: \( V_{DD} = 3\text{V}, V_{T,n} = 1\text{V}, V_{T,p} = -1\text{V} \), \( \mu_pC_{ox} = (1/2) \times 10^{-4} \text{A/V}^2, \mu_nC_{ox} = 2 \times 10^{-4} \text{A/V}^2, \lambda = 0 \). What logic function does the circuit implement? What is the worst case VOL for the circuit? State any reasonable assumptions you make.

Assume \( V_{OL} \text{ small } \Rightarrow \text{PMOS sat., NMOS linear} \)

KCL:
\[
\frac{\mu_nC_{ox}}{W} \left[ (V_{DD} - V_{T,n})V_{OL} - \frac{V_{OL}^2}{2} \right] = \frac{\mu_pC_{ox}(V_{DD} - V_{T,p})^2}{2L} \\
\left( 2 \times 10^{-4} \frac{A}{V^2} \right) \left[ 2V \cdot V_{OL} - \frac{V_{OL}^2}{2} \right] = \left( \frac{1}{2} \right) \cdot 10^{-4} \frac{A}{V^2} \left( -3 + 1 \right)^2 \left( \frac{L}{6} \right) \\
\]

Assume \( V_{OL}^2 \text{ small} \),
\[ V_{OL} = 5.95 \text{mV} \]

Using quadratic formula:
\[ V_{OL} = \frac{5.96 \text{mV}}{2} = 3.98 \text{mV} \]

\( V_{OL} > V_{GS} - V_{T,n} \text{ so not linear} \)

Also \( V_{OL} > V_{DD} \)